IC Phoenix
 
Home ›  112 > 100329APC,Low Power Octal ECL/TTL Bidirectional Translator with Register
100329APC Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
100329APCFSCN/a3avaiLow Power Octal ECL/TTL Bidirectional Translator with Register


100329APC ,Low Power Octal ECL/TTL Bidirectional Translator with RegisterFeaturesThe 100329A is an octal registered bidirectional translator

100329APC
Low Power Octal ECL/TTL Bidirectional Translator with Register
100329A Low Power Octal ECL/TTL Bidirectional Translator with Register August 1989 Revised August 2000 100329A Low Power Octal ECL/TTL Bidirectional Translator with Register General Description Features The 100329A is an octal registered bidirectional translatorBidirectional translation designed to convert TTL logic levels to 100K ECL logic lev-ECL high impedance outputs els and vice versa. The direction of the translation is deter- Registered outputs mined by the DIR input. A LOW on the output enable input FAST TTL outputs (OE) holds the ECL outputs in a cut-off state and the TTL 3-STATE outputs outputs at a high impedance level. The outputs change synchronously with the rising edge of the clock input (CP)Voltage compensated operating range = −4.2V to −5.7V even though only one output is enabled at the time. High drive IOS The cut-off state is designed to be more negative than a normal ECL LOW level. This allows the output emitter-fol- lowers to turn off when the termination supply is −2.0V, pre- senting a high impedance to the data bus. This high impedance reduces the termination power and prevents loss of low state noise margin when several loads share the bus. The 100329A is designed with FAST TTL output buffers, featuring optimal DC drive and capable of quickly charging and discharging highly capacitive loads. All inputs have 50 kΩ pull-down resistors. Ordering Code: Order Number Package Number Package Description 100329APC N24E 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide Logic Symbol Connection Diagram Pin Descriptions Pin Names Description E –E ECL Data I/O 0 7 T –T TTL Data I/O 0 7 OE Output Enable Input CP Clock Pulse Input (Active Rising Edge) DIR Direction Control Input All pins function at 100K ECL levels except for T –T . 0 7 FAST is a registered trademark of . © 2000 DS500047
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED