USBLC6-2SC6 ,VERY LOW CAPACITANCE ESD PROTECTIONFEATURESUSBLC6-2P6 F■ 2 data lines protection■ Protects VBUS■ Very low capacitance: 3.5pF max■ Very ..
USBLC6-4 ,VERY LOW CAPACITANCE ESD PROTECTIONFEATURES■ 4 data lines protectionI/O1 11 6 I/O4■ Protects V at both 5V (low and full speed) BUSand ..
USBLC6-4SC6 ,VERY LOW CAPACITANCE ESD PROTECTIONApplicationSpecific Discrete dedicated to ESD protection ofhigh speed interfaces, such as USB2.0, E ..
USBN9602-28M ,(Universal Serial Bus) Full Speed Function Controller with DMA Support [Life-time buy]General DescriptionThe USBN9602 is an integrated USB Node controller com-trol endpoint EP0 and six ..
USBN9602-28M ,(Universal Serial Bus) Full Speed Function Controller with DMA Support [Life-time buy]Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 11.20 Function Add ..
USBN9602-28MX ,(Universal Serial Bus) Full Speed Function Controller with DMA Support [Life-time buy]Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 11.12 Receiv ..
VRB4812D-20W , SINGLE&DUAL OUTPUT DC-DC CONVERTER
VRB4812D-30W , DIP PACKAGE,SINGLE OUTPUT DC-DC CONVERTER
VRB4812D-40W , SINGLE OUTPUT DC-DC CONVERTER
VRB4812MP-8W , SINGLE OUTPUT DC-DC CONVERTER
VRB4815D-20W , SINGLE&DUAL OUTPUT DC-DC CONVERTER
VRB4815D-30W , DIP PACKAGE,SINGLE OUTPUT DC-DC CONVERTER
USBLC6-2P6-USBLC6-2SC6
VERY LOW CAPACITANCE ESD PROTECTION
1/11
USBLC6-2VERY LOW CAPACITANCE
ESD PROTECTION
REV. 2
June 2005
MAIN APPLICATIONS USB2.0 ports at 480Mbps (high speed) and
USB OTG ports Backwards Compatible with USB1.1 Low and
full speed Ethernet port: 10/100Mb/s SIM card protection Video line protection Portable and mobile electronics
DESCRIPTIONThe USBLC6-2P6 and
USBLC6-2SC6 are twomonolithic Application Specific Devices dedicated
to ESD protection of high speed interfaces such as
USB2.0, Ethernet links and Video lines.
The very low line capacitance secures a high level
of signal integrity without compromising in
protection sensitive chips against the most
stringent characterized ESD strikes.
FEATURES 2 data lines protection Protects VBUS Very low capacitance: 3.5pF max Very low leakage current: 1µA max SOT-666 and SOT23-6L packages RoHS compliant
BENEFITS Very low capacitance between lines to GND for
optimized data integrity and speed Ultra low PCB space consuming: 2.9mm² max
for SOT-666 package and 9mm² max for
SOT23-6L package Enhanced ESD protection: IEC61000-4-2 level
4 compliance guaranteed at device level,
hence greater immunity at system level ESD protection of V BUS . Allows ESD current
flowing to Ground when ESD event occurs on
data line High reliability offered by monolithic integration Very low leakage current for longer operation
of battery powered devices Fast response time Consistant D+/D- signal balance
- Best capacitance matching tolerance I/O to
GND of 0.04pF
- Compliance with USB2.0 requirement (<1pF)
Table 1: Order Codes
Figure 1: Functional Diagram
COMPLIES WITH THE FOLLOWING STANDARDS: IEC61000-4-2 level 4:
15kV (air discharge)
8kV (contact discharge)
ASD
(Application Specific Devices)
USBLC6-2
Table 2: Absolute Ratings
Table 3: Electrical Characteristics (Tamb = 25°C)
USBLC6-23/11
Figure 2: Capacitance versus line voltage
(typical values)
Figure 3: Line capacitance versus frequency
(typical values)
Figure 4: Relative variation of leakage current
versus junction temperature (typical values)
Figure 5: Frequency response
USBLC6-2
TECHNICAL INFORMATION
1. SURGE PROTECTIONThe USBLC6-2 is particularly optimized to perform surge protection based on the rail to rail topology.
The clamping voltage VCL can be calculated as follow :
VCL+ = VBUS + VF for positive surgeCL - = - VF for negative surge
with: VF = VT + Rd.Ip
(VF forward drop voltage) / (VT threshold voltage)
We assume that the value of the dynamic resistance of the clamping diode is typically:
Rd = 0.5Ω and VT = 1.2V.
For an IEC61000-4-2 surge Level 4 (Contact Discharge: Vg =8kV, Rg =330Ω), V BUS = +5V, and if in first
approximation, we assume that : Ip = Vg / Rg = 24A.
So, we find:CL + = +17V
VCL- = -12V
Note: the calculations do not take into account phenomena due to parasitic inductances.
2. SURGE PROTECTION APPLICATION EXAMPLEIf we consider that the connections from the pin V BUS to VCC and from GND to PCB GND are done by
two tracks of 10mm long and 0.5mm large; we assume that the parasitic inductances Lw of these tracks
are about 6nH. So when an IEC61000-4-2 surge occurs, due to the rise time of this spike (tr=1ns), the
voltage VCL has an extra value equal to Lw.dI/dt.
The dI/dt is calculated as: dI/dt = Ip/tr = 24 A/ns
The overvoltage due to the parasitic inductances is: Lw.dI/dt = 6 x 24 = 144V
By taking into account the effect of these parasitic inductances due to unsuitable layout, the clamping
voltage will be :CL + = +17 + 144 = 161V
VCL- = -12 - 144 = -156V
We can reduce as much as possible these phenomena with simple layout optimization.
It’s the reason why some recommendations have to be followed (see paragraph “How to ensure a good
ESD protection”).
Figure 6: ESD behavior; parasitic phenomena due to unsuitable layout
USBLC6-25/11
3. HOW TO ENSURE A GOOD ESD PROTECTIONWhile the USBLC6-2 provides a high immunity to ESD surge, an efficient protection depends on the layout
of the board. In the same way, with the rail to rail topology, the track from the VBUS pin to the power supplyCC and from the GND pin to GND must be as short as possible to avoid overvoltages due to parasitic
phenomena (see figure 6).
It’s often harder to connect the power supply near to the USBLC6-2 unlike the ground thanks to the ground
plane that allows a short connection.
To ensure the same efficiency for positive surges when the connections can’t be short enough, we
recommend to put close to the USBLC6-2, between VBUS and ground, a capacitance of 100nF to prevent
from these kinds of overvoltage disturbances (see figure 7).
The add of this capacitance will allow a better protection by providing during surge a constant voltage.
The figures 8, 9 and 10 show the improvement of the ESD protection according to the recommendations
described above.
IMPORTANT:A main precaution to take is to put the protection device closer to the disturbance source (generally the
connector).
Note: The measurements have been done with the USBLC6-2 in open circuit.
Figure 7: ESD behavior: optimized layout and
add of a capacitance of 100nF
Figure 8: ESD behavior: measurements
conditions (with coupling capacitance)
Figure 9: Remaining voltage after the
USBLC6-2 during positive ESD surge
Figure 10: Remaining voltage after the
USBLC6-2 during negative ESD surge
USBLC6-2
4. CROSSTALK BEHAVIOR
4.1. Crosstalk phenomena
Figure 11: Crosstalk phenomenaThe crosstalk phenomena are due to the coupling between 2 lines. The coupling factor (β12 or β21)
increases when the gap across lines decreases, particularly in silicon dice. In the example above the
expected signal on load RL2 is α2VG2 , in fact the real voltage at this point has got an extra value β21VG1.
This part of the VG1 signal represents the effect of the crosstalk phenomenon of the line 1 on the line 2.
This phenomenon has to be taken into account when the drivers impose fast digital data or high frequency
analog signals in the disturbing line. The perturbed line will be more affected if it works with low voltage
signal or high load impedance (few kΩ).
Figure 12: Analog crosstalk measurementsFigure 12 gives the measurement circuit for the analog application. In usual frequency range of analog
signals (up to 240MHz) the effect on disturbed line is less than -55 dB (please see figure 13).
Figure 13: Analog crosstalk resultsAs the USBLC6-2 is designed to protect high
speed data lines, it must ensure a good transmis-
sion of operating signals. The frequency response
(figure 5) gives attenuation information and shows
that the USBLC6-2 is well suitable for data line
transmission up to 480 Mbit/s while it works as a
filter for undesirable signals like GSM (900MHz)
frequencies, for instance.
