IC Phoenix
 
Home ›  TT55 > TLV5604CPW-TLV5604CPWR-TLV5604CPWRG4-TLV5604IPW,10-Bit, 3 us Quad DAC, Serial Input, Simultaneous Update, Programmable Settling Time, PowerDown
TLV5604CPW-TLV5604CPWR-TLV5604CPWRG4-TLV5604IPW Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
TLV5604CPWTSSOPN/a20avai10-Bit, 3 us Quad DAC, Serial Input, Simultaneous Update, Programmable Settling Time, PowerDown
TLV5604CPWN/AN/a2avai10-Bit, 3 us Quad DAC, Serial Input, Simultaneous Update, Programmable Settling Time, PowerDown
TLV5604CPWRTEXASINSTRUMN/a4193avai10-Bit, 3 us Quad DAC, Serial Input, Simultaneous Update, Programmable Settling Time, PowerDown
TLV5604CPWRG4TIN/a3524avai10-Bit, 3 us Quad DAC, Serial Input, Simultaneous Update, Programmable Settling Time, PowerDown 16-TSSOP 0 to 70
TLV5604IPWTIN/a114avai10-Bit, 3 us Quad DAC, Serial Input, Simultaneous Update, Programmable Settling Time, PowerDown
TLV5604IPWTI/BBN/a1avai10-Bit, 3 us Quad DAC, Serial Input, Simultaneous Update, Programmable Settling Time, PowerDown


TLV5604CPWR ,10-Bit, 3 us Quad DAC, Serial Input, Simultaneous Update, Programmable Settling Time, PowerDownmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage, ( ..
TLV5604CPWRG4 ,10-Bit, 3 us Quad DAC, Serial Input, Simultaneous Update, Programmable Settling Time, PowerDown 16-TSSOP 0 to 70features a Class ABoutput stage to improve stability and reduce settling time. A rail-to-rail outpu ..
TLV5604IPW ,10-Bit, 3 us Quad DAC, Serial Input, Simultaneous Update, Programmable Settling Time, PowerDownblock diagramAV DVDD DD15 16 1REFINABDAC A+_Power-On14x2OUTAReset101010-BitDACLatch14Serial 14-Bit4 ..
TLV5604IPW ,10-Bit, 3 us Quad DAC, Serial Input, Simultaneous Update, Programmable Settling Time, PowerDownTLV5604 2.7-V TO 5.5-V 10-BIT 3-µ S QUADRUPLE DIGITAL-TO-ANALOG CONVERTERSWITH POWER DOWNSLAS176B – ..
TLV5606CD ,10-Bit, 3 or 9 us DAC, Serial Input, Pgrmable Settling Time/Pwr Consumption, Ultra Low PowerWWW.TI.COM               SLAS259B − DE ..
TLV5606CDGK ,10-Bit, 3 or 9 us DAC, Serial Input, Pgrmable Settling Time/Pwr Consumption, Ultra Low Powerfeatures a Class ABoutput stage to improve stability and reduce settling time. The settling time of ..
TN805-600B ,8A SCRSFEATURES:ASymbol Value UnitGI8AT(RMS)KV /V600 to 1000 VDRM RRM AAI0.2 to 15 mAGTKAGDESCRIPTIONKAIPA ..
TN805-600B-TR ,8A SCRSTN8, TS8 and TYNx08 Series®SENSITIVE & STANDARD 8A SCRs MAIN
TN80C186EB13 , 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
TN80C186EB13 , 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
TN80C186EB-13 , 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
TN80C186EB20 , 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS


TLV5604CPW-TLV5604CPWR-TLV5604CPWRG4-TLV5604IPW
10-Bit, 3 us Quad DAC, Serial Input, Simultaneous Update, Programmable Settling Time, PowerDown
Internal Power-On Reset Low Power Consumption:5.5 mW, Slow Mode – 5-V Supply
3.3 mW, Slow Mode – 3-V Supply
Reference Input Buffers Voltage Output Range ...2× the Reference
Input Voltage
Monotonic Over Temperature Dual 2.7-V to 5.5-V Supply (Separate Digital
and Analog Supplies)
Battery Powered Test Instruments Digital Offset and Gain Adjustment Industrial Process Controls Machine and Motion Control Devices Communications Arbitrary Waveform Generation

description

The TLV5604 is a quadruple 10-bit voltage output
digital-to-analog converter (DAC) with a flexible
4-wire serial interface. The 4-wire serial interface
allows glueless interface to TMS320, SPI, QSPI,
and Microwire serial ports. The TLV5604 is
programmed with a 16-bit serial word comprised
of a DAC address, individual DAC control bits, and
a 10-bit DAC value.
The device has provision for two supplies: one digital supply for the serial interface (via pins DVDD and DGND),
and one for the DACs, reference buffers and output buffers (via pins AVDD and AGND). Each supply is
independent of the other, and can be any value between 2.7 V and 5.5 V. The dual supplies allow a typical
application where the DAC will be controlled via a microprocessor operating on a 3-V supply (also used on pinsDD and DGND), with the DACs operating on a 5-V supply. Of course, the digital and analog supplies can be
tied together.
The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class AB
output stage to improve stability and reduce settling time. A rail-to-rail output stage and a power-down mode
makes it ideal for single voltage, battery based applications. The settling time of the DAC is programmable to
allow the designer to optimize speed versus power dissipation. The settling time is chosen by the control bits
within the 16-bit serial input string. A high-impedance buffer is integrated on the REFINAB and REFINCD
terminals to reduce the need for a low source impedance drive to the terminal. REFINAB and REFINCD allow
DACs A and B to have a different reference voltage then DACs C and D.
The device, implemented with a CMOS process, is available in 16-terminal SOIC and TSSOP packages. The
TLV5604C is characterized for operation from 0°C to 70°C. The TLV5604I is characterized for operation from
–40°C to 85°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
SPI and QSPI are trademarks of Motorola, Inc.
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED