TEA7063DP Fast Delivery |IC PHOENIX CO.,LIMITED

TEA7063DP ,SPEECH CIRCUIT WITH POWER MANAGEMENTTEA7063SPEECH CIRCUIT WITH POWER MANAGEMENTPRELIMINARY DATA2/4 WIRES INTERFACE WITH- double antisid ..
TEA7088A ,LOW-RANGE PHONE DEDICATED CHIPAbsolute Maximum RatingsSymbol Parameter Value UnitAuthorized Voltage onPin 2 - RECIN 13 VPin 3 - S ..
TEA7088AFP ,LOW-RANGE PHONE DEDICATED CHIPTEA7088ALOW-RANGE PHONE DEDICATED CHIP.RING- GENERATION OF 8 MELODY TONES(Including the 3 German Me ..
TEA7089A ,LOW-RANGE PHONE DEDICATED CHIPTEA7089ALOW-RANGE PHONE DEDICATED CHIP.RING- GENERATION OF 8 MELODY TONES(Including the 3 German Me ..
TEA7089AFP ,LOW-RANGE PHONE DEDICATED CHIPAbsolute Maximum RatingsSymbol Parameter Value UnitAuthorized Voltage onPin 2 - RECIN 13 VPin 3 - S ..
TEA7092 ,TELEPHONE ANALOG FRONT ENDTEA7092TELEPHONE ANALOG FRONT END.SPEECH PROGRAMMABLE BY MICROCONTROLLERSERIAL BUS :.DC LINE CURREN ..
TL3842D ,Current-Mode PWM ControllerMaximum Ratings.. 411 Device and Documentation Support........ 156.2 ESD Ratings........ 411.1 Rece ..
TL3842D8 ,Current-Mode PWM Controller SLVS038I–JANUARY 1989–REVISED JULY 20165 Pin Configuration and FunctionsD PackageD or P Package14- ..
TL3842D-8 ,Current-Mode PWM ControllerBlock Diagram..... 8Information..... 157.3 Feature Description...... 84 Revision HistoryNOTE: Page ..
TL3842DR ,Current-Mode PWM ControllerFeatures... 18 Application and Implementation...... 102 Applications..... 18.1 Typical Application. ..
TL3842DR-8 ,Current-Mode PWM ControllerElectrical Characteristics....... 511.4 Trademarks..... 156.6 Typical Characteristics. 611.5 Electr ..
TL3842P ,Current-Mode PWM ControllerSample & Support &Product Tools &TechnicalCommunityBuyFolder Documents SoftwareTL2842,TL2843,TL2844 ..

TEA7063DP
SPEECH CIRCUIT WITH POWER MANAGEMENT
TEA7063
SPEECH CIRCUIT WITH POWER MANAGEMENT
PRELIMINARY DATA
2/4 WIRES INTERFACE WITH double antisidetone network AC impedance externally programmable Rx output dynamic programmable AGC attack-disconnect points programmable
ANTI-CLIPPING/ANTI DISTORTION CIRCUIT
PROGRAMMABLE
DTMF INTERFACE
3.3 VOLTS SUPPLY FOR MICROPROCES-
SOR OR DIALER
EXTRA CURRENT SUPPLY PROGRAMMA-
BLE FOR LOUD SPEAKER CHARACTERISTIC PROGRAMMABLE
FOR ALL SPECIFICATION
LOW CURRENT OPERATION
DESCRIPTION
The TEA7063is designedto meet the different
worldwide specifications for telephone setin me-
dium and high range equipments.
BLOCK DIAGRAM
DIP20 SO20
ORDERING NUMBERS:
TEA7063FP TEA7063DP
LONG LINE SIDETONE
SHORT LINE SIDETONE
IMPEDANCE
BUFFER OUTPUT
V-REF
MICROPHONE INPUT
DTMF INPUT
I-REF START CURRENT SUPPLY FOR L.S. AMP
GND
MIC/MIC-EARPHONE MUTE
V-LINE SLOPE
V-CAPA
NOISE FILTER
MICROCONTROLLER POWER SUPPLY
EARPHONE20
D93TL021
SQUEEZING THRESHOLD 10 SOFT-CLIPPING FILTER11
PIN CONNECTION (Top view)
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter Value Unit
Max. Current DC (steady) 150 mA
Max. VoltageAC (steady) 7.5 V
Max. VoltageAC+ DC (steady) 9 V
Max. Current (20ms) ONE SHOT 1 A
Max. Voltage (20ms) ONE SHOT current<1A 12 V
Ptot Total Power Dissipation 1 W Junction Temperature 130 °C
MAXIMUM OPERATING CONDITION
Symbol Parameter Value Unit
VDC DC Voltage 7 V
VAC AC Voltage 2.2 Vp
IDC DC Current 110 mA
TOP Temperature Range -20to70 °C
TEA7063
TEST CIRCUIT=75= 5.1K= 22K= 100K
R11= 140K
R12=0
R13= 2.7K
R14=0
R15= 140K
R16= 2.7K
R17= 1.8K
R18= 560K= 47μF= 4.7μF= 47μF= 470nF= 100μF= 47pF= 47pF= 2.2nF= 2.2nF
C10= 150nF
RLL= 150K
RLS= 100K
RST= 330K
TEA7063
ELECTRICAL CHARACTERISTICS (Tamb =25°C;f= 1KHz; R9= 100KΩ; unless otherwise specified)
Symbol Parameter TestCondition Min. Typ. Max. Unit Stabilized Voltage (pin 17) IL= 25mA; R9= 100KΩ 2.25 2.5 2.75 V
Iint Internal Bias Current (pin 17) IL= 25mA= 25mA;R9= 180K
(V16- R6*Iint +VC)
120 140
160 μA
Vref Reference Voltage IL= 25mA 1.05 1.2 1.35 V
Iref Currentat Vref -100 +10 μA
Vmp Stabilized Supplyatpin19 3.1 3.3 3.5 V
Icmp Charging Currentat Pin19 Pin17= GND 0.6X
Iline
Ispm Static Currentat Pin19 IL= 25mA; R9= 100KΩ 1.1 1.5 mA= 25mA; R9= 180KΩ 0.85 mA
Iimp Internal Consumption 80 110 150 μA
Iea Supply Currentfor Parallel
Circuits (pin12)= 25mA= 75mA
Vmh
Vmb
Mute Microphone (pin 14) ON
OFF
0.25 0.8
Vmh
Vmb
Mute Earphone (pin 14) ON
OFF
0.25 2.1
Imleak Mute Leakage Current (pin14) V14 =5V 20 μA
AGCS Gain Long Line IL= 25mA 41.5
Gmf DTMF Gain Pin14> 1.6V 41.5 42.5 43.5 dB
THDS Tx Distortion IL= 25mA
Vmic= -3dBm -GS
Vmic= -3dBm -GS+ 15dB Microphone Impedance 20 KΩ
NTx Tx Noise (psometric) IL= 25mA
2KΩat Pins5-7
-74 dBm
psoph Tx Attenuationin Mute Mode IL= 25mA
Pin14> 1.6V dB
AGCr Gain Long Line
Line Lenght= 25mA 29
THDr Rx Distortion IL= 25mA
Vro= 500mV
Vro= 630mV
NRx Rx Noise IL= 25mA -74 dBmp Rx Attenuationin Mute Mode IL= 25mA
Pin=14> 2.7V dB
Gas Antisidetone IL= 25mA 22 dB
Zac AC Impedance IL= 25mA 500 650 800 Ω
Grs Confidence Level= VLINE/VREC
(in DTMF)
Pin14> 2.7V 35.5 38.5 41.5 dB
IST Soft Clipping Current Level
Control (pin 10)= 25mA; R9= 100KΩ= 25mA; R9= 180KΩ
2.30 2.55
2.80 mA
VST Control Voltage Range (Pin10) VST =RSTxIST 01 V
TEA7063
CIRCUIT DESCRIPTION DC CHARACTERISTICS
1.1VC (pin 17)
The stabilized voltage VCis connectedto Vline
(pin 16) through an internal shunt regulator T1,
T2, which presentsto the linea high AC imped-
anceat frequecncies higher than 200Hz.At this
purpose the valueof C1 (at pin 17) mustbe not
lower than 47μF (suggestedvalueis 100μF).
The shunt regulator, T1 and T2, also controls the
extra current source,or power management,at
pin12 (see also paragraph6).
1.2 VLINE (pin 16)
The line voltage (pin 16)is determined by the
valueof the external resistor R6 andby the inter-
nal current, Iint, flowing between VC (pin 17) and
Ground (see also paragr.: 1.1):
VLINE =VC +R6xIintis fixedby designat about 2.5V.
Iintis reversely relatedto R9:
Iint=8 Volt/R9+ 60μAatIL> 25mA
Iint=4 Volt/R9+ 60μAatIL= 6mA
whereIL depends on ILB (see supply manage-
ment)
VLINE must be externally adjusted (with R6)to
guarantee both DC and AC characteristicin ac-
cordanceto the specific standardof the different
adminastrations.
Another adjustmentof the DC characteristicis
possible with R9. Increasing the value of R9
causesa decreaseof Iint and consequentlya re-
ductionof the product Iintx R9. (see also Para-
graph7)
Figure2
Figure1
TEA7063
TRANSMISSION CHAIN2.1 A.G.C.In Transmission
The transmission gain between Microphone Input
(pin7) and Vline (pin 16)is internally decreased 6dB when the line current varies from ILLto
ILS witha constant AC loadof 600Ω.
The valuesof ILL (long line current) and ILS (short
line current) are programmable through I-start (pin andI-slope(pin 15) (see also paragr.4).
2.2 Sending Impedance
The impedanceof the OutputStage Amplifier, Zout, determinedby the impedanceZ4(at pin3).
Zout= 10.65 xZ4
The total AC impedance shownto the lineis the
parallel
Zpar =Zout//Zint//Zext
where:
-Zint= 10KΩ//8.5 nF (internal)
-Zext= R6//C4(at pin 16)
2.3 Sending Mute normal speech operation (Vmuteat pin 14<
0.8V), the signalat Microphone Input (pin7)is
amplifiedto Vline (pin 16) with the gain Gs (long
line)or 6dB lower (shorter lines) depending on
AGC control (see paragr.4). sending mute condition(V 14> 1.6V) these
gains are reducedofat least 60dB.In the same
condition, DTMF input (pin6)is activated, with
gain Gmfto the line independent from Iline lenght.
2.4 Antisidetone Buffer
The signal coming from the sending preamplifier internally presentedat pin4 and than buffered pins1 and2 for sidetone cancellation (see
paragraph 3.2).
Figure3
TEA7063
2.5 Soft Clipping avoid distortion on line, the TEA7063 hasa
”soft clipping”on transmit channel.
The resistor (Rsoft)on pin 10 fixes the maximum peak dynamicon the line: VSTL
VSTL(Vp)= Vpin16(DC) -1.44• Rsoft( pin10)( pin8)
where Rsoft≤ 1V
IST IST= 470mV⋅ R9 (pin8)
The capacitor (C10) and the resistor (R10) con-
nectedon pin11 fixe the constant timeof the soft
clipping.
Recommended values: C10= 150nF;
R10= 560KΩ
Figure4
Figure5: Transmit Curves
TEA7063
RECEIVE CHAIN3.1 A.G.C.In Receive described for the transmission chain, also the
receiving gains Gr, from pins1 and2to pin 20,
havea reductionof 6dB when Iline moves from
ILLto ILS (see also paragr.4).
3.2 SidetoneCompensation
The circuitis provided witha double anti-sidetone
networkto optimize bothat long and short lines. case double antisidetone networkis not re-
questedby the application needs, pins1 and2
can be connectedto each other and5 external
passive components can be saved (ZALL and
ZRL).
Before entering pins1 and2, the received signal areducedby the two attenating networks: ZALL/ZRLto pin1 for long lines sidetone com-
pensation, ZALS/ZRSto pin2 for short lines sidetone com-
pensation.
ZRL and ZRS define the total receive gains: V20
V16=Gr• ZRL
ZRL+ ZALL for longlines
V20
V16=(Gr− 6dB)• ZRS
ZRS+ ZALS for short lines
ZALL and ZALS define the sidetone compensa-
tionof the circuit.
The equivalent balancing impedanceis givenby
the formula:
ZAL=K •ZALS+(1-K)• ZALL
where:=0at ILINE= ILLor lower (long line) varies linearly from0to1 with Iline between
ILL and ILS=1at ILINE= ILSor higher (short line)..
Calculationsto define ZALL and ZALS are:
ZALL =70•R5• Zline( long)⁄⁄ Zext⁄⁄ Zint⁄⁄ Zout
Zoutb)
ZALL=70•R5• Zline( short)⁄⁄ Zext⁄⁄ Zint⁄⁄ Zout
Zoutwhere:
-Zext= R6//C4//(Zelectret)(at pin 13)
-Zint =10KΩ//8.5nF (internal impedance)
-Zout= 10.65•Z4(at pin3; see paragr. 2.2) Zline (short) and (long) are the impedancesof
the lineat minimum and naximum line lenght R5= 5.1KΩ ±1% (typically)
3.3 AC Impedance
The total AC impedanceof the circuitto the line
is:
ZAC= Zout//Zint//Zext (ZALS, ZALL >>ZAC)
3.4 Receive Mute (and confidencelevel)
When the receive channelis muted (Vpin 14>
2.7V) the receive gainis reducedof 60dB minimum.
Figure6
TEA7063

Partno	Mfg	Dc	Qty	Available	Descript
TEA7063DP	ST Pb-free	N/a	60	avai	SPEECH CIRCUIT WITH POWER MANAGEMENT