TC5093AP ,8 Bit Analog to Digital ConverterT 9 CZMOS DIGITAL INTEGRATED CIRCUIT
SILICON MONOLITHIC
TCSO93AP 8 BIT ANALOG TO DIGITAL CONVER ..
TC511664BZ-10 , 65,536 WORD x 16 BIT DYNAMIC RAM
TC514100AP-80 ,80 ns, 1-bit generation dynamic RAMFEATURES
. 4,194,304 word by lbit organization
. Fast access time and cycle time
TCS 1 AIO ..
TC514100ASJ-60 ,60 ns, 1-bit generation dynamic RAMFEATURES
. 4,194,304 word by 1bit organization . Low Power
0 Fast access Lime and cycle time ..
TC514100ASJ-70 ,70 ns, 1-bit generation dynamic RAM4,194,304 WORD x l BIT DYNAMIC RAM
DESCRIPTION
PRELIMINARY
The TC514100AP/AJ/ASJ/AZ is the ..
TC514100AZ-70 ,70 ns, 1-bit generation dynamic RAMBLOCK DIAGRAM
WT!
,_____
UK: DATA m <0 the
w BUFFER
Nth2 CLOCK 2'yt.2l'-...l'-'"
GENERATOR
..
TC7W04FK ,3 INVERTERS
TC7W04FK ,3 INVERTERS
TC7W08F ,DUAL 2-INPUT AND GATETC7W08F/FU/FKT(‘7WDRF "rf'mfunmul "rf'mhm$trit-‘vv. 'IVVI v,VVII‘The TC7WO8 is a high speed CZMOS 2 ..
TC7W08FK ,DUAL 2-INPUT AND GATETC7W08F/FU/FKT(‘7WDRF "rf'mfunmul "rf'mhm$trit-‘vv. 'IVVI v,VVII‘The TC7WO8 is a high speed CZMOS 2 ..
TC7W08FU ,DUAL 2-INPUT AND GATETC7W08F/FU/FKT(‘7WDRF "rf'mfunmul "rf'mhm$trit-‘vv. 'IVVI v,VVII‘The TC7WO8 is a high speed CZMOS 2 ..
TC7W125FU ,DUAL BUS BUFFERTC7W125FUThe TC7W125FU is a high speed CZMOS DUAL BUS I IBUFFERS fabricated with silicon gate CZMOS ..
TC5093AP
8 Bit Analog to Digital Converter
T CZMOS DIGITAL INTEGRATED CIRCUIT
SILICON MONOLITHIC
TC5093Ap 8 BIT ANALOG TO DIGITAL CONVERTER
GENERAL DESCRIPTION
The TC5093AP is a monolithic CMOS 8 bit successive approximation A/D converter with
8 channel multiplex inputs. After an analog input channel is selected with channel
select input (CH0s2) and channel latch input (CHL), when STC is set high EOC goes low
at the leading edge of STC and the conversion starts.
After the conversion is completed, EOC returns high and the new data replace the previous
data at DBOsDB7.
The TC5093AP has features of high speed, high accuracy and very low power consumption
which make the device well suited to a broad application field such as process and
machine control and automotive equipment.
FEATURES
. Iigh accuracy ............... . ........ ... +-LSB TYP
. High speed conversion .... 100 usec TYP @fcp=640 kHz
- Single power supply ..... ......... ......... . 5vt10r,
. Low power consumption .. ...... ..... 9mW MAX @Ta=25°C
. 8 channel analog multiplex input
. Easy interface to all microprocessors
. Zero or full scale adjustment free
. Latched 3-state output DIP28 (eD2eA--P)
PIN ASSIGNMENT
AINS l AIN2
ABSOLUTE MAXIMUM RATINGS AIN4 2 AINl
PARAMETER SYMBOL VALUE UNIT A1 N5 G A 1N0
AINS l CHSO
Supply Voltage Range VDD vss-0.%vss +7 V AIN7 5 CHSl
DC Input Voltage VIN vss-0.5uvoo+0.5 ll STC 6 EEEZ
EOC '7
DC Output Voltage VOUT Vss-0.5WVDD-+O.5 V DB3 8 DB'?
Reference Vola e V V -0.%V +0.5 ll RENE 9 DB6
g REF SS DD . CLOCK DB5
Analog Ground Voltage AGND VSS‘O-SWVDD +0.5 V VDD DBI
DC Input Current IIN ilO mA VREF DB0
Vss AGND
Power Dissipation PD 300 mw DBI DB2
Storage Temperature TSTC 65 150 C (TOP VIEW)
Lead Temperature 10 sec. T TL 300 "c
BLOCK DIAGRAM
T05093AP
CK STC
CONTROL & TIMING
COMPARATOR
CANNEL
SELECT
DECODER
ANALOG SWITCHES &
DECODER
3-STATE
256 RESISTOR LADDER
BUFFER
AGND RENB
TIMING CHART
CHSO~2
OBO--'? -'-(
L--_-J
PREVIOUS DATA
* HIGH IMPEDANCE
NOW DATA
TC5093AP
PIN ' FUNCTION
tpdl." SYMBOL PIN NAME ' FUNCTION Le SYMBOL PIN NAME fr FUNCTION
1 A T-STATE PARALLEL
1N3 [ANALOG INPUT] 15 DB2 DATA OUTPUT
2 AINA The analog input voltage
appLied to the selected [ANALOG GROUND]
3 A channel is converted. 16 AGND AGND defines the zero level
INS Full range of input signal of AIN.
4 ls to be from AGND to VREF' 17 DB0 3-STATE PARALLEL
AIN6 DATA OUTPUT
5 A1N7 18 DB4 DBO l LSB
DB7 : MSB
[START CONVERSION] 19 DB5
6 STC .
Conver51on starts at the 20 DB6
falling edge of STC.
[END OF CONVERSION] 21 DB7
EOC becomes low level at the
7 E00 rising edge of STC. [CHANNEL LATCH INPUT]
And when the conversion is
completed EOC returns to high 22 CHL The channel select signals
level. CHSON2 are latched at the
3-STATE PARALLEL rising edge of CHL.
8 DB3 DATA OUTPUT
[CHANNEL SELECT INPUT]
[READ ENABLE] 23 CHS2 One of AINOIVAIN7 is selected
accordin to the status of
9 RENB Output enable signal 'l/l/iT/l/lf
"H" = DBON7 enable
"L" = DBO N7 high impedance CHS2 CHSl CHSO ON CHANNEL
24 2 L L L AINO
10 CLOCK [CLOCK INPUT] CHS L L H AINl
Basic system clock L H L AINZ
L H H AINS
11 VDD [SYSTEM POWER SUPPLY] H L L AIN4
VDD=5V tlor, 2 H L H AIN5
5 CHSO
[REFERENCE VOLTAGE] H H L AINS
12 VREF VREFdefines the full scale of H H H AINV
[SYSTEM GROUND] 26 AINO [ANALOG INPUT]
13 V33 VSs=0V
27 AINl
3-STATE PARALLEL
14 DBI DATA OUTPUT 28 A1N2
TC5093AP
RECOMMENDED OPERATING CONDITIONS (Vss=0V)
PARAMETER SYMBOL CONDITION MIN. TYP. MAX. UNIT
Supply Voltage VDD . 4.5 5.0 5.5 v
Input Voltage VIN 0 - VDD V
Reference Voltage VREF VDD=5V, AGND=0V 3.5 VDD VDD ll
Analog Ground Voltage AGND VDD---5V, VREF=5V 0.0 0.0 3.0 ll
Voltage Between VREF and AGND VDD=5V tlor, 2.0 VDD VDD ll
VDD=5V ilOZ
C1 k F f
oc requency cp Duty Cycle=50Z 10 640 1280 kHz
Operating Temperature Topr -40 - +85 °C
DC ELECTRICAL CHARACTERISTICS (Vss=0V)
_400 o 8 o
PARAMETER SYMBOL TEST CONDITION C 25 C 5 C UNIT
VDD MIN. MAX. MIN. TYP. MAX. MIN. MAX.
High Level IIOUT|<1uA _ - -
Output Voltage VOH VIN=VSS~VDD 5.0 4.95 4.95 5.00 4.95 V
Low Level Output 'IOUT|<1VA _
Voltage VOL VIN=VSS'VDD 5.0 0.05 0.00 0.05 0.05 V
High Level V =4.6V
I 0H - - - - - - -
Output Current OH VIN=VSSvVDD 5.0 1.2 0.7 mA
Low Level VOL=0.4V - - - -
Output Current IOL VIN=VSS9VDD 5.0 2.4 2.0 1.6 mA
High Level II [<1 A
V OUT u 5.0 3.5 - 3.5 - - 3.5 - ll
Input Voltage IH VOUT=O.5V, 4.5V
Low Level " [<1 A
v OUT " 5.0 - 1 5 - - 1.5 - 1.
Input Voltage IL VOUT=O.5V, 4.5V 5 V
3-State Output IDH lloH=5.5ir or 5.5 - 10.5 - - t0.5 - tl pit
Disable Current IDL V0L=0.0V
Digital Input IIH VIH=5.5V or - + - - + - +
Current IIL VIL=0'OV 5.5 t0.3 t0.3 _1 "
VIH=5.5V or
On Channel ION VIL=0.0V 5.5 - +-2 - - :2 - t5 PA
Input Current .
fcp= kHz
OFF Channel VIH=5.5V or - + - - + _ '
Input Current IOFF VIL=0.OV 5.5 t0.2 t0.2 tl ph
Operating = - - - -
Current IDD pr 1 MHz 5.0 2.0 1.8 2.0 mA
Reference
Resistance RREF - 4.0 1 7 4.3 7.5 17 4.3 19 k9
T65093AP
SUI TCHING CHARACTERISTI CS
(VDD=5.OV, Ta=25°C)
PARAMETER SYMBOL TEST CONDITION MIN. TYP. MAX. UNIT
Output Transition tTLH -
Time tTHL CL=50PF - 50 100
Propagation Delay 1/2 CLOCK 1/2 CLOCK
Time (STC -EOC) tSE CL 50PF + 200 + 600
. - l CLOCK l CLOCK
Data-EOC Time tDE CL-SODF -300 --70 l CLOCK
3-State Output tpZH
Enable Time thL CL=50pF 85 00
T-State Output tPHZ -RI/--1k - 85 200 ms
Disable Time tpLZ 65 200
Minimum Pulse Width
=50 F - 00
(STC. CHL) tw(H) CL p 40 1
Minimum Set-up Time = -
(CHSO m2) ts CL 50PF 2 50
Minimum Hold Time
(CHSO m2) th CL=50pF - 0 50
Input Capacitance CINl Digital Input - 5 -
Input Capacitance CIN2 Analog In(ON) - - pF
Input Capacitance CIN3 Analog In(OFF) - -
Output Capacitance COUT T-State Out - lO -
SflITcHIN0 CHARACTERISTICS TEST WAVEFORM
STO - ooh 50%
-.= CSE ----
- 90% _ tDE -em?
EOC, 50% 50%
L__-_ lol CHL i"" 50%
---- tw(H)
PREVIOUS NEW
DBO~'7 50%
DATA -.u 10% - DATA
F- -._-e--Mr.'r'--------e-------_ n,
(_' - ) t ,r., t ,t
RENE - 50% 50% l pLZ pZL pH2 pZH :
-) tpa, % I VDD I
-r tPLZ l OUTPUT II
DBO~7 50% I RL RL I
(PULL UP) --..._ _ 10% IOUTPUT CI, l
t ZH I l
- p - - 90% I CL J l
DBO-r? l J l
(POLL DOWN) 50% tpHZ l l
L, _-------------.------ u'
TC5093AP
J fJ - I I - - I fr!
SYSTEM CHARACTERISTICS (Ta--25''c)
PARAMETER SYMBOL TEST CONDITION MIN. TYP. MAX. UNIT
Zero Point Error EZR - " -+1
VDD=5.OV
Full Scale Error EFS VREF=5.000V - 43% tl LSB
tcp=1 MHz 1
Nonlinearity Error ELI - if tl
pr=640 kHz - 100
Conversion Time Tc 118
feo---1280 kHz - 50
www.ic-phoenix.com
.
