T6A39 ,LCD DriverTOSHIBA T6A39
TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC
T6A39
COLUMN DRIV ..
T6A40 ,LCD DriverTOSHIBA T6A40
TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC
T6A40
ROW DRIVER ..
T6A6CI , Bi-Directional Triode Thyristor 6A Mold TRIAC
T6B07 ,COLUMN DRIVER FOR A DOT MATRIX LCDFeatures Display duty application : to 1/240 LCD drive signal : 80 Data transfer : 1, 2, 4-bi ..
T6B07 ,COLUMN DRIVER FOR A DOT MATRIX LCDT6B07 TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC T6B07 COLUMN DRIVER FOR A DOT MA ..
T6B08 ,ROW DRIVER FOR A DOT MATRIX LCDBlock Diagram 1 2001-12-04 T6B08 Pin Assignment 2 2001-12-04 T6B08 Pin Functions Pin Name I / O ..
TC0205AD ,N/P-Channel 20-V MOSFETS-04279—Rev. B, 16-Jul-0111-1TC0205ADNew ProductVishay Siliconix ..
TC02VZB , PRECISION TEMPERATURE-TO-VOLTAGE CONVERTERS
TC02VZB , PRECISION TEMPERATURE-TO-VOLTAGE CONVERTERS
TC04A-200 , Battery Tracking TransClamp For SLIC Linecard Protection
TC05ACOA , LOW POWER, BANDGAP VOLTAGE REFERENCES
TC07-11EWA , 18MM (0.7 INCH) SINGLE COLOR DOT MATRIX DISPLAYS
T6A39
LCD Driver
TOSHIBA T6A39
TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC
COLUMN DRIVER FOR A DOT MATRIX LCD
The T6A39 is an 80-channel-output column driver for an
STN dot matrix LCD.
The T6A39 features a 28-V LCD drive voltage and a
4-MHz maximum operating frequency. The T6A39 is able
to drive LCD panels with a duty ratio of up to 1/240. It _-------------"),,
is recommended for use with the T6A40. sir,-" Is,,
FEATURES
Display duty application : to 1/240
q LCD drive signal : 80
0 Data transfer : 1,2,4-bit bidirectional
0 Operating frequency : 4 MHz QFP100-P-1420-0.65A
o LCD drive voltage ', 8 to 28V (max 30V) Weight : 1.60g (we)
q Power supply voltage ', 4.5 to 5.5V
0 Operating temperature : -20 to 75°C
a LCD drive output resistance : 1.5k0 (max) (12.8V, 1/9 bias)
0 Low power consumption : Cascade connection and auto enable transfer functions are available.
BLOCK DIAGRAM
080 to O1
[ 80-bit 4-Level Buffer fifi________i N, "N
I 80-bit Level Shifter I
80-bit Line Latch
104/10 10*10 *111104/104/10
80-bit Shift Register
,---4 SP Conversion (4-r8)
Drive Chip
Timing Enable S1329]
Control Control I er
I 1 I l
l I i t
vss SCP DIR D11 DI2 DI? Dltl EIO1E02 LP FR VDD V3
961001 EBA2
O TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless. semiconductor devices in general can
malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress, It is the responsibility of the buyer, when utilizing
TOSHIBA products, to observe standards of safety. and to avoid situations In which a malfunction or failure of a TOSHIBA product could cause loss
of human life, bodily injury or damage to property. In develo ing your designs, please ensure that TOSHIBA products are used within specified
operating ranges as set forth in the most recent products speci ications. Also, please keep in mind the precautions and conditions set forth in the
TOSHIBA Semiconductor Reliability Handbook.
8 The products described in this document are subject to foreign exchange and foreign trade control laws.
The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA
CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted
b implication or otherwise under any intellectual propert¥1 or other rights of TOSHIBA CORPORATION or others.
o T e information contained herein is subject to change wit out notice.
1997-04-07 1/8
TOSHIBA T6A39
PIN ASSIGNMENT
97 96 95
03 1PIN INDEX
015 T 6 A 3 9
015 (TOP VIEW)
OlOCDVOSUIbWN
1997-04-07 2/8
TOSHIBA T6A39
PIN FUNCTIONS
PIN NAME I/O FUNCTIONS LEVEL
OI to 080 Output Output for LCD drive signal "ti"
Dll to Dl4 Input Input for shift data
(Shift Clock Pulse)
SCP Input Input for shift clock pulse
(Frame)
FR Input Input for frame signal
(Latch Pulse)
LP Input Input for shift clock pulse
(Dual Mode)
DUAL Input Terminal for dual input mode or single input mode select
(Direction) VDD to
DIR Input Input for data flow direction select V55
(Data Format)
DFI, DF2 Input Input for selection data format (I-bit, 2-bit, 4-bit)
Input/output for ENABLE signal
DUAL DIR EIO2 EIO1
L L OUT IN
EIO1, EIOZ I/O L H IN OUT
H L OUT IN
H H OUT IN
VDD - Power supply for internal logic (+ 5V)
V55 - Power supply for internal logic (0V)
V2 - Power supply for LCD drive circuit -
V3 - Power supply for LCD drive circuit
V5 - Power supply for LCD drive circuit
RELATION BETWEEN FR, DATA INPUT AND OUTPUT LEVEL
DATA |NPUT(DI1 to DI4) OUTPUT LEVEL
1997-04-07 3/8
1997-04-07 4/8
DATA INPUT FORMAT
DF1 DF2 DUAL DIR bits
DATA INPUT
DATA FORMAT
(D DI1 CF)
(9 CD 013
® 014 ®
080, O79~"02, O1
O1, 02'-'079, 080
080, 079'“ O42, O41
O1, 02'“039, O40
O80, O79~ - < 042, 041
O79, O77"'O3, O1
080, O78"'04, 02
01, 03"‘077, 079
02, 04"078, O80 —
O79, 077m043, O41
080, 078' ‘ ' O44, O42
-g-J.-2-u:IC:EtCE)
01, 03-"037, 039
02, 04-“038, O40
O79, 077-“043, 041
080, 078' - ' 044, 042
O77, O73"'OS, 01
078, 074‘" 06, 02
079, O75“'O7, O3
080, 076' ‘ ' 08, O4
01, 05'“O73, 077
02, 06'“ O74, 078
O3, O7'-'O75, 079
O4, 08' ' ' O76, O80
077, 073-"045, O41
078, 074-"046, O42
079, 075- ‘ ‘ O47, O43
080, 076- ' - O48, O44
-lx-g:I:-u:t:-lx-l:I:-J:E
-t-oCE:2c-J-3:Ex-l-u:Ex
-g-g-s-u-u-J-3-Jxxa::2:
DON'T USE
* Don't Care
©-—>LAST DATA
®—)FIRST DATA
T6A39 - 4
TOSHIBA
TOSHIBA T6A39
TIMING DIAGRAM
LP Fl FL
159 160 1' 2 19 20 21 22 39 ao 41 42 59 60 61 62 139 140 141 142 159 160 l" 2
-Last 1st Line Data Input 2nd-
MMMMMM
MMMMMM
MMMMMM
sl 5101
t (IN) i .
s EIO? .
L' (OUT) . I : I
rg EIO1 I
d (IN) .
L ----a.--
s £102 : .
cl (OUT) . ITL.
"a, E101 i .
d (IN) . I I .
L I . .
s EIOZ . f-l-
L' (OUT) '. :
" E101 : C"'] .
h (IN) . .
'i 5102 i .
L. (OUT) . I : I
O1 to 080 , Last Line Data Output X J
1st Line Data Output
ABSOLUTE MAXIMUM RATINGS
(Ensure that the following conditions are maintained, beca'-Vtr2_'ra-'/'ra'rVs2='Vss, Vss=01/)
ITEM SYMBOL PIN NAME RATING UNIT
Supply Voltage 1 VDD VDD -0.3 to 7.0 V
Supply Voltage 2 V2 V2 VDD-30 to VDD +0.3 V
Supply Voltage 3 V3 V3 VDD-30 to VDD+O.3 V
Supply Voltage 4 V5 V5 VDD-30 to VDD+0-3 V
Input Voltage VIN (*1) -0.3 to VDD+0-3 V
Operating Temperature Top, - -20 to 75 ''C
Storage Temperature Tstg - -55 to 125 ''C
(*1) SCP, FR, LP, DIR, DF1, DF2, DUAL, Dll to Dl4
1997-04-07 5/8
TOSHIBA T6A39
ELECTRICAL CHARACTERISTICS
DC CHARACTERISTICS
TEST CONDITIONS (Unless otherwise noted, Vss=0V, VDD=4-5 to 5.5V,
1/5=(VDD-23) Vi10%, Ta: -20 to 75°C
ITEM SYMBOL CIR- TEST CONDITION MIN TYP. MAX UNIT PIN NAME
Supply Voltage 1 - - - 4.5 5.0 5.5 V VDD
VDD VDD VDD
Supply Voltage 2 V5 - - -28 -23 -8.0 v V5
V00 SCP FR LP
T =-10to750C ' ' '
In ut H Level VIH opr (*2) -0.8 - VDD DIR,ElO1,
Voplta e - (*3) v £102,011 to
g L L I v Tom: - 10 to 75°C 0 0.8 m4, DFI, DF2,
eve il. (*2) (*4) DUAL
H Level VOH - - VDD
35:)”: - V EIO1, EIO2
g L Level VOL - 0 - 0.3
Output H Level ROH - VOUT=VDD--0.5V - - 1.0
Resistance (1) L Level ROL - VOUT=VSS+0-5V - - 1.0 km EIO1, EIO2
H Level ROH - VOUT=VDD-0.5V (*5) - - 1.5
Output ROM - VOUT=V210.5V (*5) - - 1.5
M Level
Resistance (2) ROM - VOUT=V3i0.5V (*5) - - 1.5 m OI to O80
L Level ROL - VOUT=V5+0.5V (*5) - - 1.5
V =5.5V
vls)? - 22 SV Data:
Current fFR = 35Hz :ytery - 1050 1400
Consumption (1) Iss - fscp=2.5MHz . I pA vss
inverted
(*5) O1 to 080 Input
:No Lty,i Data: - 770 1000
(*7) low
Current :sent' ned gag?
. IO I
Consumption(2) (*6) 155 - above every bit - 260 350 pA l/SS
(*7) inverted
RL=3kfl, CL--- SOOpF
VDD-0.7 (Topr= -20 to - 10°C)
0.7 (Topr= -20 to -1ty'C)
Internal data receiver operating
Internal data receiver sleeping
VDD = 5.0V, V5 = - 7.8V, V2 = VDD - 2/9 (VDD - V5), V3 = VDD - 7 /9 (VDD - V5)
1997-04-07 6/8
TOSHIBA
AC CHARACTERISTICS
SCP -"'e
tSL th r thf
-t1"HS
I , tLFP s.
LP tLRP
l l tDSU tDHD
DATA IN I l M I I l
L tSE I t:5le tss I
r- I I -,
EIO IN d tEIFP
L.._.,y F 'k
I tEOD I tEIRP
EIO OUT le--------:::-:
TEST CONDITIONS (Vss--ov, VDD=4.5 to 5.5V, Vo =vDD, v5 =(VDD--23) v: 10%, Tars -20 to 75°C)
ITEM SYMBOL TEST CONDITION MIN MAX UNIT
Operating Frequency tSCP - - 4.0 MHz
SCP Pulse Width tCWH - 95 -
SCP Pulse Width thL - 95 -
Data Set-up Time tDSU - 20 -
Data Hold Time tDHD - 4O -
SCP Rise/Fall Time tr, tf - - 30
LP Set-up Time tLRP - 20 -
LP Hold Time tLFp - 40 -
LP Pulse Width tLW - 40 -
SCP-Rise-to-LP-Rise Time tSL - IO - ns
LP-FaII-to-SCP-Fall Time th - 10 -
EIO IN Set-up Time tEIRP .....- 20 -
EIO IN Hold Time tEIFP - 40 -
EIO IN Pulse Width tEIW -... 40 -
SCP-Rise-to-ElO-Rise Time tSE (*8) 10 -
ElO-Fall-to-SCP-Fall Time tES (*8) 10 -
EIO OUT Data Delay Time tEOD - - 100
EIO OUT Hold Time tEOH - -..- 95
(*8) CL=10pF
1997-04-07 7/8
TOSHIBA T6A39
PACKAGE DIMENSIONS
QFP100-P-1420-0.65A Unit: mm
20.0i0.2
0.825TYP
0.575TYP
.05MAX
019+o1
Weight : 1.60g (typ.)
1997-04-07 8/8
:
www.loq.com
.
