STA400A ,V(cc: -0.5 to +4V; V(in/out): -0.5 to +0.5V; XMRADIO SDARS channel decoderSTA400AXMRADIO SDARS CHANNEL DECODERFRONT END INTERFACE■ TWO INTERNAL 10 BIT A/D CONVERTERS■ TWO Q ..
STA401A. , NPN Darlington With built-in avalanche diode
STA402 , PNP Darlington General purpose
STA402 , PNP Darlington General purpose
STA406 , NPN Darlington With built-in avalanche diode
STA406A , NPN Darlington With built-in avalanche diode
STS8550 , PNP Silicon Transistor
STS8C5H30L ,N-CHANNEL 30V -0.018 OhmFeatures Figure 1: PackageTYPE V R IDSS DS(on) DSTS8C5H30L (N-Channel) 30 V < 0.022 Ω 8 ASTS8C5H30L ..
STS8DN3LLH5 ,Dual N-channel 30 V, 0.0155 Ohm typ., 10 A STripFET(TM) V Power MOSFET in a SO-8 packageAbsolute maximum ratingsSymbol Parameter Value UnitV Drain-source voltage (V = 0) 30 VDS GSV Gate-s ..
STS8DN3LLH5 ,Dual N-channel 30 V, 0.0155 Ohm typ., 10 A STripFET(TM) V Power MOSFET in a SO-8 packageElectrical characteristics(T =25°C unless otherwise specified)CASETable 4. On/off statesSymbol Para ..
STS8DNF3LL ,DUAL N-CHANNEL 30VFeatureSO-8Size™" strip-based process. The resulting transistorshows the best trade-off between on- ..
STS8DNH3LL ,DUAL N-CHANNEL 30VELECTRICAL CHARACTERISTICS (T = 25 °C unless otherwise specified)jTAB.2 OFFSymbol Parameter Test Co ..
STA400A
XMRADIO SDARS CHANNEL DECODER
1/117
STA400ASeptember 2003
FRONT END INTERFACE TWO INTERNAL 10 BIT A/D CONVERTERS TWO QPSK DEMODULATORS FOR
SATELLITE BRANCH ONE MULTICARRIER DEMODULATOR FOR
TERRESTRIAL BRANCH SATELLITE SYMBOL FREQUENCY: 1.64
MBAUD TERRESTRIAL SYMBOL FREQUENCY: 2.99
MBAUD DIGITAL ROOT RAISED COSINE NYQUIST
FILTER: 15% ROLL-OFF FFT LENGTH: 768 SUB-CARRIERS FULL DIGITAL CARRIER AND FREQUENCY
RECOVERY AND TRACKING LOOPS FREQUENCY INVERSION COMPENSATION
FOR HIGH-SIDE/LOW-SIDE MIXER
INJECTION LOCK DETECTORS, C/N INDICATOR, ON
CHIP BER ESTIMATORS TWO DIGITAL AGCs: INTERNAL SIGNAL
POWER ESTIMATION AND FILTERING 1 BIT PDM AGCs CONTROL SIGNAL
OUTPUTS
TDM DECODING AND MANAGEMENT SATELLITE AND TERRESTRIAL FRAME
SYNCHRONIZATION SATELLITE PHASE AMBIGUITY RESOLUTION TDM DEMULTIPLEXING PRIME RATE CHANNEL (PRC)
DEMULTIPLEXING EXTERNAL MEMORY CONTROLLING
FORWARD ERROR CORRECTION VITERBI DECODER: K=7, R=1/3 SATELLITE DEPUNCTURING: RATE 3/4 TERRESTRIAL DEPUNCTURING: RATE 3/5 CONVOLUTIONAL TIME DEINTERLEAVER
OVER 4.7 SEC BLOCK DEINTERLEAVER OVER 2 RS
BLOCKS REED-SOLOMON DECODER: (255,223). UP
TO 16 BYTES CORRECTION CAPABILITY. ENERGY DISPERSAL DESCRAMBLER SAT-SAT AND TERR-SAT DIVERSITY
COMBINING
BACK END INTERFACE TWO PAYLOAD CHANNEL BITSTREAM
INTERFACES PAYLOAD CHANNEL SELECTION LOGIC DESIGNED TO WORK WITH THE STA450A
SERVICE AND SOURCE DECODER
LOW POWER TECHNOLOGY 1.8V, 0.18μm TECHNOLOGY 3.3V CAPABLE I/Os
CONTROL IIC-BUS SLAVE CONTROL INTERFACE DEVICE ADDRESS: 1101010
DESCRIPTIONThe SDARS is a satellite transmission system based
on two geostationary satellites on the East and West
coasts of the Continental United States (CONUS). In
the urban areas, where the line of sight reception of
the satellites is difficult or not possible, the service is
covered by terrestrial repeaters adopting a MultiCar-
rier Modulation scheme.
Designed for digital radio receivers compatible with
the XMRadio SDARS System, the STA400A Chan-
nel Decoder integrates all the functions to demodu-
XMRADIO SDARS CHANNEL DECODER
STA400A 2/117
late and decode the incoming satellite and terrestrial signals after the RF Front-End down-convertions: Analog-
to-Digital conversions, satellite and terrestrial demodulations, AGCs, frame synchronization and demultiplexing,
Viterbi decoding, time and spatial diversity combining, Reed-Solomon decoding and deinterleaving, Prime Rate
Channel (PRC) demultiplexing, Payload Channel (PC) selection.
At the end of the demodulation and decoding processes a configurable serial data stream is made available to
STA450A, the Service/Source Decoder, via the PC BitStream interface.
Figure 1. Channel Decoder Block Diagram
3/117
STA400A
Figure 2. Pin Connection (Top view)
PIN DESCRIPTION
STA400A 4/117
PIN DESCRIPTION (Continued)
5/117
STA400A
PIN DESCRIPTION (Continued)
