IC Phoenix
 
Home ›  SS96 > ST5080-ST5080D,PIAFE PROGRAMMABLE ISDN AUDIO FRONT END
ST5080-ST5080D Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
ST5080STN/a61avaiPIAFE PROGRAMMABLE ISDN AUDIO FRONT END
ST5080DSTN/a753avaiPIAFE PROGRAMMABLE ISDN AUDIO FRONT END


ST5080D ,PIAFE PROGRAMMABLE ISDN AUDIO FRONT ENDFeatures:OUTPUT. ATTENUATION PROGRAMMABLE:EXTENDED TEMPERATURE RANGE OP-30 dB RANGE, 2 dB STEP.ERAT ..
ST5088D ,PROGRAMMABLE AUDIO FRONT END FOR DIGITAL PHONES AND ISDN TERMINALSFeatures:WITH AUTOMATIC DIGITAL ANTICLIPPINGEXTENDED TEMPERATURE RANGE OP-SYSTEM. aTTENUATION PROGR ..
ST5090TQFP ,LOW VOLTAGE 14-BIT LINEAR CODEC WITH HIGH-PERFORMANCE AUDIO FRONT-ENDBLOCK DIAGRAMMIC3-MIC PREAMP MIC AMP 20dB 0 -> 22.5 MIC2-EN+ MUTE 1.5dB STEPMIC1-PREFILTER & DETRAN ..
ST5092TQFP ,2.7V SUPPLY 14-BIT LINEAR CODEC WITH HIGH-PERFORMANCE AUDIO FRONT-ENDBLOCK DIAGRAMMIC3-MIC PREAMP MIC AMP20dB 0 -> 22.5MIC2- EN+ MUTE 1.5dB STEPMIC1-PREFILTER &DETRANSM ..
ST5092TQFPTR ,2.7V SUPPLY 14-BIT LINEAR CODEC WITH HIGH-PERFORMANCE AUDIO FRONT-ENDBLOCK DIAGRAMMIC3-MIC PREAMP MIC AMP 20dB 0 -> 22.5 MIC2- EN+ MUTE 1.5dB STEPMIC1-PREFILTER & DETRA ..
ST50V-27F , Trankiller
STMUX1000L , GIGABIT LAN ANALOG SWITCH 16-BIT TO 8-BIT MULTIPLEXER
STMUX1800E ,16-bit to 8-bit MUX/DEMUX for gigabit Ethernet LAN switch with LED switch and enhanced ESD protection
STMUX1800EQTR ,16-bit to 8-bit MUX/DEMUX for gigabit Ethernet LAN switch with LED switch and enhanced ESD protection
STMUX1800LQTR ,Gigabit LAN switch 16-bit to 8-bit multiplexer with enhanced ESD
STMUX7000QTR ,7-channel MUX/DEMUX for analog video signal
STN1HNC60 ,N-CHANNEL 600V 7 OHM 0.4A SOT-223 POWERMESH II MOSFET


ST5080-ST5080D
PIAFE PROGRAMMABLE ISDN AUDIO FRONT END
ST5080A
PIAFE
PROGRAMMABLE ISDN AUDIO FRONT END
ADVANCE DATA
FEATURES:
Complete CODECand FILTER system including:

PCM ANALOG TO DIGITAL AND DIGITAL TO
ANALOGCONVERTERS
POWERFUL ANALOG FRONT END CAPA-
BLE TO INTERFACE DIRECTLY: Microphone Dynamic, Piezoor Electrete Earpiece downto 100Ωorupto 150nF Loudspeakerdownto 50Ωor Buzzerupto
600nF.
TRANSMIT BAND-PASS FILTER
ACTIVE RC NOISE FILTER
RECEIVE LOW-PASS FILTER WITH SIN X/X
CORRECTION
MU-LAW OR A-LAW SELECTABLE COM-
PANDING CODER AND DECODER
PRECISION VOLTAGE REFERENCE
Phones Features:

DUAL SWITCHABLE MICROPHONE AMPLI-
FIER INPUTS. GAIN PROGRAMMABLE: 15 RANGE,1 dB STEP.
LOUDSPEAKER AMPLIFIER AUXILIARY
OUTPUT. ATTENUATION PROGRAMMABLE: dB RANGE,2 dB STEP.
SEPARATE EARPIECE AMPLIFIER OUTPUT.
ATTENUATION PROGRAMMABLE: 15 dB
RANGE,1 dB STEP
AUXILIARY SWITCHABLE EXTERNAL RING
INPUT (EAIN).
TRANSIENT SUPRESSION SIGNAL DURING
POWER ON.
INTERNAL PROGRAMMABLE SIDETONE
CIRCUIT. ATTENUATION PROGRAMMABLE: dB RANGE,1 dB STEP.
INTERNAL RING OR TONE GENERATOR IN-
CLUDING DTMF TONES, SINEWAVE OR
SQUAREWAVE WAVEFORMS. ATTENU-
ATION PROGRAMMABLE: 27 dB RANGE,3 STEP.
COMPATIBLE WITH HANDS-FREE CIRCUIT
TEA7540. CHIP SWITCHABLE ANTI-ACOUSTIC
FEED-BACK CIRCUIT (ANTI-LARSEN).
General Features:

EXTENDED TEMPERATURE RANGE OP-
ERATION(*) –40°C TO +85°C.
EXTENDED POWER SUPPLY RANGE 5V±10%. mW OPERATINGPOWER (TYPICAL).
1.0 mW STANDBY POWER (TYPICAL).
CMOS DIGITAL INTERFACES.
SINGLE+ 5V SUPPLY.
DIGITAL LOOPBACK TEST MODE.
PROGRAMMABLE DIGITAL AND CONTROL
INTERFACES:
–Digital PCM Interface associated with
separate serial Control Interface MI-
CROWIRE compatible.
–GCI interface compatible.
(*)
Functionalityguaranteedinthe range– 40°Cto +85°C;
Timing and Electrical Specificationsare guaranteed inthe range
–25°Cto+85°C.
APPLICATIONS:

ISDN TERMINALS.
DIGITAL TELEPHONES
ORDERING NUMBER:
ST5080D
SO28
BLOCK DIAGRAM
PIN CONNECTIONS
(Top view)
ST5080A
TYPICAL ISDN TELEPHONE SET APPLICATION
ST5080A
GENERAL DESCRIPTION
ST5080A PIAFEisa combined PCM CODEC/FIL-
TER device optimizedfor ISDN Terminals and Digi-
tal Telephone applications. This deviceis A-law
and Mu-law selectableand offersa numberof pro-
grammable functions accessed througha serial
control channel.
Dependingon mode selected, channel controlis
providedby meansofa separate serial channel
control MICROWIRE compatibleor multiplexed
with the PCM voice data channelina GCI com-
patible format requiring only4 digital interface
pins. When separate serial control interfaceis se-
lected, PCM interfaceis compatible with ComboI
and ComboII families of devices such as
ETC5057/54,TS5070/71.
PIAFEis built using SGS-THOMSON’s advanced
HCMOS process.
Transmitsectionof PIAFE consistsofan amplifier
with switchable high impedance inputs followeda programmable gain amplifier, an active RC
antialiasing pre-filterto provide attenuationof high
frequency noise, an 8th order switched capacitor
band pass transmit filter andan A-law/Mu-law se-
lectable compandig encoder.
Receive section consistof an A-law/Mu-law se-
lectable expanding decoder which reconstructs
the analog sampled data signal,a 3400 Hz low
pass filter with sin X/X correction followedby two
separate programmable attenuation blocks and
two power amplifiers: One can be usedto drive earpiece, and the otherto drivea 50Ω loud-
speaker.
Programmable functions on PIAFE includea
Ring/Tone generator which provides oneor two
tones and canbe directedto earpieceorto loud-
speakeror alternativelya piezo transducerupto
600nF. separate programmable gain amplifier allows
gain controlof the signal injected. Ring/Tone gen-
erator provides sinewaveor squarewave signal
with precise frequencies which may be also di-
rectedto the inputof the Transmit amplifier for
DTMF tone generation. auxiliary analog input (EAIN)is also provided enable for example the outputof an external
band limited Ring signal to the Loudspeaker.
Transmit signal may be fed back into the receive
ampifier witha programmable attenuationto pro-
videa sidetone circuitry. switchable anti-accoustic feed-back system
cancels the larsen effectin speech monitoringap-
plication.
Two additional pins are provided for insertionof external Handfree functionin the Loudspeaker
receive path. output latch controlled by register program-
ming permits external device control.
PIN FUNCTIONS
Pin Name Description

1,2 HFI, HFO Hands free I/Os:
These two pins canbe usedto insertan external Handfree
circuit suchasthe TEA 7540inthe receive path. HFOisan
output which providesthe signal issued from outputofthe
receive low pass filterwhile HFIisa high impendance input
whichis connected directlyto one ofthe inputsofthe
Loudspeaker amplifier.
3,4 VFr+,VFr– Receive analog earpiece amplifier complementary outputs,
capableof driving load impedances between 100 and 400Ωor piezoupto 150nF.These outputs can drive directly earpiece
transductor. The signalat this output can drivebe the summof: Receive Speech signal from DR, Internal Tone Generator, Sidetone signal.
5VCC Positive power supplyinputforthe digital section.V+ 10%.
6,7 LS-,LS+ Receive analog loudspeaker amplifier complementary outputs,
intendedfor drivinga Loudspeaker:80 mWon 50Ω load
impedance canbe providedat low distorsion meeting
specifications.
Alternatively this stage can drivea piezo transducerupto
600nF. The signalat these outputs canbethe sumof: Receive Speech signal from DR, Internal Tone generator,
ST5080A
PIN FUNCTIONS (continued)
Pin Name Description
MS Mode Select: This input selects COMBOI/II interface mode
with separate MICROWIRE Control interface when tied high
and GCI mode when tied low. DX Transmit Data ouput: Datais shiftedouton thispin duringthe
assigned transmit time slots. ElsewhereDX outputisin the high
impendance state.In COMBOI/II mode, voice data byteis
shifted out from TRISTATE outputDXatthe MCLK frequencythe rising edgeof MCLK.In GCI mode, voice data byte and
control bytes are shiftedout from OPEN-DRAIN outputDXat
halfthe MCLK.An external pullup resistoris needed. N.C. No Connected. DR Receive data input: Datais shiftedin duringthe assigned
Received time slots.Inthe COMBO I/IImode, voice data byte shiftedinatthe MCLK frequencyonthe falling edgesof
MCLK.In the GCI mode, PCM data byte and contol byte are
shiftedinat halfthe MCLK frequency onthe receive rising
edgesof MCLK. Thereis one period delay between transmit
rising edge and receive rising edgeof MCLK. FS Frame Sync input: This signalisa 8kHz clock which defines
the startofthe transmit and receive frames. Eitherof three
formats maybe usedfor this signal: non delayed timingmode,
delayed timing and GCI compatible timing mode. MCLK Master Clock Input: This signalis usedby theswitched
capacitor filters and the encoder/decoder sequencing logic.
Values mustbe 512 kHz, 1.536 MHz, 2.048 MHzor 2.56 MHz
selectedby meansof Control Register CRO. MCLKis used
alsoto shift-in and out data.In GCI mode, 2.56 MHz and 512
kHz arenot allowed. LO Open drain output: logic1 written into DO (CR1) appearsatLOpinasa logic0 logic0 written into DO putsLOpinin high impedance. N.C. No Connected. MIC2+ Alternative positive high impedance inputto transmit pre-
amplifier. MIC1+ Positive high impedanceinputto transmit pre-amplifierfor
microphone symetrical connection. MIC1- Negative high impedance inputto transmit pre-amplifierfor
microphone symetrical connection. N.C. No connected. VCCA Positive power supplyinputforthe analog section.V+ 10%. VCC and VCCA mustbe directly connected
together. MIC2- Alternative negativehigh impedance inputto transmit pre-
amplifier. GNDA Analog Ground: Allanalog signals are referencedto this pin.
GND and GNDA mustbe connected together closetothe
device. EAIN External Auxiliary input: This input canbe usedto provide
alternate signalsto the Loudspeakerin placeof Internal Ring
generator. Input signal shouldbe voice band limited.
ST5080A
Following pin definitions are used only when COMBOI/II mode with separate MICROWIRE com-
patible serial control portis selected. (MS input set equal one)
PIN FUNCTIONS
(continued)
Pin Name Description
CO Control data Output: Serial control/status informationis shifted
out fromthe PIAFEon thispin when CS-is lowonthe falling
odgesof CCLK. CI Control data Input: Serial Control informationis shifted into the
PIAFEon thispin when CS-is lowonthe rising edgesof CCLK. CCLK Control Clock input: This clock shifts serialcontrol information
intoCI andout from CO when the CS- inputis low, dependingthe current instruction. CCLK maybe asynchronous with the
other system clocks. CS- Chip Select input: When thispinis low, control informationis
written into and out from the PIAFE viaCI and CO pins.
Following pin definitions are used only whenthe GCI modeis selected. (MS input set equal zero)
PIN FUNCTIONS
(continued)
Pin Name Description

19,13,12,20 A0,A1,A2,A3 These pins selectthe addressof PIAFEon GCI interface and
mustbe hardwiredto either VCCor GND. A0,A1,A2,A3 referto
C4,C5,C6,C7 bitsofthe first address byte respectively.
ST5080A
FUNCTIONAL DESCRIPTION
Poweron initialization:

When poweris first applied, power on reset
cicuitry initializes PIAFE and putsit into the power
down state. Gain Control Registersfor the various
programmable gain amplifiers and programmable
switches are initializedas indicatedin the Control
Register description section.All CODEC functions
are disabled. Digital Interfaceis configuredin GCI
modeorin COMBOI/II mode dependingon Mode
Selectpin connection.
The desired selection forall programmable func-
tions may be intialized priortoa power up com-
mand using Monitor channelin GCI modeor MI-
CROWIRE portin COMBOI/II mode.
Power up/down control:

Following power-on initialization, power up and
power down control maybe accomplishedby writ-
ing anyof the controlinstructions listedin Table1
into PIAFE with ”P”bit setto0 for powerupor1
for power down.
Normally,itis recommended thatall programma-
ble functions be initially programmed while the
deviceis powered down. Power state control can
then be included with the last programming in-
structionorina separatesingle byte instruction.
Anyof the programmable registers may also be
modified while ST5080Ais powered upor down setting ”P” bitas indicated. When powerupor
down controlis enteredasa single byte instruc-
tion,bit1 mustbe settoa0.
Whena power up commandis given,all de-acti-
vated circuits are activated, but output DX will re-
mainin the high impedance stateonB time slots
until the secondFs pulse after power up, evenifa channelis selected.
Power down state:

Followinga periodof activity, power down state
may be reentered by writinga power down in-
struction.
Control Registers remainin their current state and
canbe changed eitherby MICROWIRE controlin-
terface or GCI control channel depending on
mode selected. additionto the power down instruction, detec-
tionof loss MCLK (no transition detected) auto-
matically enters the devicein ”reset” power down
state with DX outputin the high impedance state
andL0in highimpedance state.
Transmit section:

Transmit analog interfaceis designedin two
stagesto enable gainsupto35 dBtobe realized.
while the MIC2+ MIC2– inputs may be usedto
capacitively connecta second microphone (for
digital handsfree operation)or an auxiliary audio
circuit suchas TEA 7540 Hands-free circuit. MIC1 MIC2 sourceis selected withbit7of register
CR4.
Following the first stageisa programmable gain
amplifier which provides from0to 15 dBof addi-
tional gainin1 dB step. The total transmit gain
shouldbe adjustedso that,at reference pointA,
see Block Diagram description, the internal0
dBmO voltageis 0.739V (overload levelis 1.06
Vrms). Second stage amplifier can be pro-
grammed with bits4to7of CR5. To temporarily
mute the transmit input,bit TE(6of CR4) maybe
set low.In this case, the analog transmit signalis
grounded and the sidetone pathis also disabled. active RC prefilter then precedes the 8th order
band pass switched capacitor filter. A/D converter
hasa compressing characteristic accordingto
CCITTAor mu255 coding laws, which must be
selectedby setting bits MA,IAin register CR0.A
precisionon chip voltage reference ensures accu-
rate and highly stable transmission levels.
Any offset voltage arisingin the gain-set amplifier,
the filtersor the comparatoris cancelledbyanin-
ternal autozero circuit.
Each encode cycle begins immediatlyat the be-
ginningof the selected Transmit time slot. The to-
tal signal delay referencedto the startof the time
slotis approximatively 195μs (dueto the transmit
filter) plus 123 μs (dueto encoding delay), which
totals 320 μs. Voice datais shifted outon DX dur-
ing the selected time slot on the transmit rising
adgesof MCLK.
Receivesection:

Voice Datais shifted into the decoder’s Receive
voice data Register via the DR pin during the se-
lected time sloton the8 receive edgesof MCLK.
The decoder consistsof an expanding DAC with
eitherAor MU255 law decoding characteristic
whichis selectedby the same control instruction
usedto select the Encode law during intitializa-
tion. Following the Decoderisa 3400 Hz 6th or-
der low pass switched capacitor filter with integral
Sin X/X correctionfor the8 kHz sample and hold. dBmO voltageat this (B) reference point (see
Block Diagram description)is 0.49 Vrms.A tran-
scient suppressing circuitry ensure interference
noise suppressionat power up.
The analog speech signal output can be routed
eitherto earpiece (VFR+,VFR- outputs)orto loud-
speaker (LS+, LS- outputs)by setting bits SL and(1 and0of CR4).
Total signal delayis approximatively 190μs (filter
ST5080A
rectly drive an earpiece. Preceding the outputsis programmableattenuationamplifier, which must setby writingto bits4to7in register CR6. At-
tenuationsin the range0to -15 dB relativeto the
maximum levelin1 dB step canbe programmed.
The inputof this programmable amplifieris the
summof several signals which can be selected writingto register CR4.: Receive speech signal which has been de-
coded and filtered, Internally generated tone signal, (Tone ampli-
tudeis programmed with bits4to7of register
CR7), Sidetone signal, the amplitudeof whichis pro-
grammed with bits0to3of register CR5
VFR+ and VFR- outputsare capableof driving output
power level upto 14mW into differentially con-
nected load impedance between 100 and 400Ω.
Differential outputs LS+,LS- are intendedto di-
rectly drivea Loudspeaker.Preceding the outputsa programmable attenuation amplifier, which
must be set by writingto bits0to3in register
CR6. Attenuationsin the range0to -30 dB rela-
tiveto the maximum levelin 2.0 dB step canbe
programmed.The inputof this programmable am-
plifier canbe the summof signals which can be
selectedby writingto register CR4: Receive speech signal which has been de-
coded and filtered, Internally generated tone signal, (Tone ampli-
tudeis programmedwith bits4to7of register
CR7), EAIN input which may be an alternate Ring
signalor any voice frequency band limited
signal. (An external decoupling capacitorof
about 0.1μFis necessary).
Receive voice signal may be directedto output
HFOby meansofbit HFEin Register CR4. After
processing, signal must be re-entered throughin-
put HFIto Loudspeakeramplifier input. (An exter-
nal decoupling capacitorof about 0.1μFis neces-
sary).
LS+ and LS- outputsare capableof driving output
power level upto 80 mW into 50Ω differentially
connected load impedanceat low distortion meet-
ing PCM channel specifications. When the signal
sourceisa Ring squarewave signal, power levelsto approximatively 200 mW canbe delivered.
Anti-acoustic feed-back for loudspeakerto hand-
set microphone loop with squelch effect: on chip
switchable anti-larsen for loudspeakerto handset
microphone feedbackis implemented.A 12dB
depth gain control on both transmit and receive
pathis providedto keep constant the loop gain. the transmit path the 12dB gain controlis pro-
vided starting from the CR5 transmit gain defini-
receive gain definition.
Digital and Control Interface:

PIAFE providesa choiceof eitherof two typesof
Digital Interfacefor both control data and PCM.
For compatibility with systems which use time slot
oriented PCM busses witha separate Control In-
terface, as used on COMBO I/II familiesof de-
vices, PIAFE functions are describedin next sec-
tion.
Alternatively,for systemsin which PCM and con-
trol data are multiplexed together using GCI inter-
face scheme, PIAFE functions are describedin
the section following the next one.
PIAFE will automatically switchto oneof these
two typesof interfaceby sensing the MS pin.
Dueto Line Transceiverclock recovery circuitry,a
low jitter may be provided on FS and MCLK
clocks. FS and MCLK must be alwaysin phase.
For ST5421S Transceiver, as an example,
maximun valueof jitter amplitudeisa stepof 65at each GCI frame (125μs). So, the maximum
jitteramplitudeis 130ns pk-pk.
COMBOI/II mode.
Digital Interface
(Fig.1) Frame Sync input determines the beginningof
frame.It may have any duration froma single cy-
cleof MCLKtoa squarewave. Two different rela-
tionships maybe established between the Frame
Sync input and the first time slotof frameby set-
tingbit3in register CR0. Non delayed data mode similar to long frame timing on ETC5057/
TS5070 series of devices (COMBOI and
COMBOII respectively): first time slot begins
nominally coincident with the rising edgeof FS.
Alternativeisto use delayed data mode, whichis
similarto short frame sync timingon COMBOIor
COMBOII,in whichFS input mustbe highat least half cycleof MCLK earlier the frame beginning. time slot assignment circuit on chip may be
used with both timing modes, allowing connection oneof the two B1 and B2 voice data channels.
Two data formats are available:in Format1, time
slot B1 correspondsto the8 MCLK cycles follow-
ing immediately the rising edgeof FS, while time
slot B2 correspondsto the8 MCLK cycles follow-
ing immediately time slot B1. Format2, time slot B1is identicalto Format1.
Time slot B2 appears twobit slots after time slot
B1. This two bits spaceis left availablefor inser-
tionof theD channeldata.
Data formatis selectedby bit FF (2)in register
CR0. Time slot B1or B2is selectedbybit T0 (0) Control Register CR1.
Bit EN (2)in control register CR1 enablesor dis-
ST5080A
output shifts data out from the voice data register the rising edgesof MCLK. Serial voice datais
shifted into DR input during the same time sloton
the fallingedgesof MCLK.isin the high impedance Tristate condition
whenin the non selected time slots.
Control Interface:

Control informationor datais written intoor read-
back from PIAFE via the serial control port con-
ble1, with the exceptionofa single byte power-
up/downcommand. shift control data into ST5080A, CCLK must pulsed high8 times while CS-is low. Data on inputis shifted into the serial input registeron
the rising edgeof each CCLK pulse. Afterall data shiftedin, the contentof the input shift register decoded, and may indicate thata 2nd byteof
control data will follow. This second byte may
either be defined bya second byte-wide CS-
Figure2:
GCI Interface Frame Structure
Figure1:
Digital InterfaceFormat
ST5080A
the 2nd control byte, datais loaded into the ap-
propriate programmable register. CS- must return
highat the endof the 2nd byte. read-back status information from PIAFE, the
first byteof the appropriate instructionis strobed during the first CS- pulse,as definedin Table CS- must be set low fora further8 CCLK cy-
cles, during which datais shifted outof the CO
pinon the falling edgesof CCLK.
When CS-is high, CO pinisin the high imped-
ance Tri-state, enabling CO pinsof several de-
vicestobe multiplexed together.
Thus,to summarise,2 byte READ and WRITEin-
structions may use either two 8-bit wide CS-
pulsesora single16bit wide CS- pulse.
Control channel accessto PCM interface:
is possibleto access theB channel previously
selectedin Register CR1. byte written into Control Register CR3 will be
automatically transmitted from DX outputin the
following framein placeof the transmit PCM data. byte written into Control Register CR2 will be
automatically sent through the receive pathto the
Receive amplifiers. orderto implementa continuous data flow from
the Control MICROWIRE interfacetoaB chan-
nel,itis necessaryto send the control byte on
each PCM frame. current byte receivedon DR input canbe read the register CR2.In orderto implementa con-
tinuous data flow froma B channel to MI-
CROWIRE interface,itis necessaryto read regis-
ter CR2at each PCM frame.
GCI COMPATIBLE MODE

GCI interfaceis an European standardized inter-
faceto connect ISDN dedicated componentsin
the different configurationsof equipmentas Ter-
minals, Network Terminations, PBX, etc...a Terminal equipment, this interface called
SCIT for SpecialCircuit Interfacefor Terminalsal-
lowsfor example connectionbetween: ST5421 (SID-GCI) and ST5451 (HDLC/GCI
controller) usedfor16 kbit/sD channel packet
frames processingand SID control, Peripheral devices connectedtoa 64 kbit/sB
channel and ST5451 usedfor GCI peripheral
control.
ST5080A maybe assignedto oneof theB chan-
nels present on the GCI interface andis moni-
tored viaa control channel whichis multiplexed
with the64 kbit/s Voice Data channels.
Figure2 shows the frame structureat the GCIin-
terface. Two 256 kbit/s channel are supported.
a)GCI channel0:Itis structuredin four sub-
–B2 channel8 bits per frame channel8 bitsper frame ignoredby PIAFE
–SC channel8 bits per frame ignored by
PIAFE
OnlyB1or B2 channel canbe selectedin
PIAFEfor PCM data transfer.
b)GCI channel1:Itis structured alsoin four
subchannels:
–B1* channel8 bits per frame
–B2* channel8 bits per frame
–M* channel8 bits per frame
–SC* whichis structuredas follows: bits ignoredby PIAFEbit associated with M* channelbit associated with M* channel.
B1*or B2* channelcanbe selectedin PIAFE
for PCM data transfer. channeland two associated bitsE* andA*
are usedfor PIAFE control.
Thus,to summarize, B1, B2, B1*or B2* channel
can be selectedto transmit PCM data and M*
channelis usedto read/write status/command pe-
ripheral device registers. Protocol for byte ex-
changeon theM* channel usesE* andA* bits.
Physical Interface

The interfaceis physically constitued with4 wires:
Input Data wire: DR
OutputData wire: DX
Bit Clock: MCLK
Frame Synchronization: FS
Datais synchronizedby MCLK and FS clock in-
puts. insures reinitializationof time slot counterat
each frame beginning. The rising edgeor FSis
the reference timefor the first GCI channel bit.
Datais transmittedin both directionsat half the
MCLK input frequency. Datais transmittedon the
the rising edgeof MCLK andis sampled one pe-
riod after the transmit rising edge, alsoona rising
edge.
Note:
Transmit data may be sampledby far-end
deviceie SID ST5421on the falling edge 1.5 pe-
riod after the transmit rising edge.
Unused channel are high impedance. Data out-
puts are OPEN-DRAIN and needan external pull resistor.
COMBO activation/deactivation

ST5080Ais automatically set in power down
modewhen GCI clocks are idle. GCI sectionis re-
activated when GCI clocks are detected. PIAFEis
completly reactivated after receivingofa power command.
ST5080A
Protocol allowsa bidirectional transferof bytes
between ST5080A and GCI controller with ac-
knowledgmentat each received byte. For PIAFE,
standard protocolis simplifiedto provide reador
write register cycles almost identical to MI-
CROWIRE serial interface.
Write cycle

Control Unit sends through the GCI controller fol-
lowing bytes: First byteis the chip select byte. The first four
bits indicate the device address:
(A3,A2,A1,A0). The four last bits are ignored.
ST5080A compare the validated byte re-
ceived internally with the address definedby
pins A3, A2, A1, A0.If comparisonis true,
byteis acknowledged,if not, ST5080A does
not acknowledgethe byte.
NOTE:
An internal ”messagein progress” flag re-
mains activetill the endof the complete message
transmissionto avoid irrelevant acknowledgement any furtherbyte. Second byteis structured as definedin Ta-
ble1. Third byteis the Data byteto write into the
Registeras indicatedin Table1.is possible but optionalto writeto several differ-
ent registersina single message.In this case the
Chip Select byteis sent only onceat the begin-
ningof the message, the device automatically
toggles between address byte and data byte.
Read cycle

Control Unit sends two bytes. First byteis the
chip select byteas defined above. Second byteis
structuredas definedin Table1. PIAFE identifiesa read-back cycle,bit2of bytein Table1 equal1,it hasto respondto the Con-
trol Unitby sendinga single byte message which the contentof the addressed register.is possible but optionalto request several differ-
ent read-back register cyclesina single message
butitis recommendedto wait the answer before
requestinga new read backto avoid lossof data.
ST5080A respondsby sendinga single data byte
messageat each request.
Received byte validation:
received byteis validatedifitis detected two
consecutivetimes identical.
Exchange Protocol:

Exchange protocolis identicalfor both directions.
Sender usesE*bitto indicate thatitis sendinga byte while receiver usesA*bitto acknowledge
received byte.
Whenno messageis transferred,E*bit andA*bit
are forcedto inactive state. transmissionis initializedby sender puttingE*
bit from inactive stateto active state and bysend-
ing first byteon M* channelin the sameframe.
Transmissionofa messageis allowed onlyif A*
bit from the receiver has been set inactive forat
least two frames.
When receiveris ready,it validates the received
byte internally when receivedin two consecutive
frames identical. Then the receiver sets firstA*bit
from inactive to active state (pre-acknow-
legement), and maintainsA*bit activeat leastin
the following frame (acknowledgement).If valida-
tionis not possible, (two last bytes received are
not identical), receiver aborts the message settingbit activefor onlya single frame.
For the first byte received, Abort sequenceis not
allowed. PIAFE does not respond eitherif two last
bytesare not identicalorif the byte received does
not meet the Chip Select byte definedby A0-A3
pins bias. second byte maybe transmittedby the sender
putting E* bit from activeto inactive state and
sendingthe second byteon the M* channelin the
same frame. E* bitis set inactive for only one
frame.Ifit remains inactive more than one frame,is an endof message (i.e. not second byte
available).
The second byte may be transmitted only after re-
ceiving the pre-acknowledgmentof the previous
byte transmitted (see Fig. 3). The same protocol usedifa third byteis transmitted. Each byte
hasto be transmittedat leastin two consecutive
frames.
The receiver validates current received byte as
doneon first byte and then setA* bitin the next
two frames first from activeto inactive state (pre-
acknowledgement), and after from inactiveto ac-
tive state (acknowledgement).If the receiver can-
not validate the received current byte (two bytes
received are not identical),it pre-acknowledges
normally, butletA*bitin the inactive statein the
next framewhich indicatesan abort request.a message sent by ST5080Ais aborted,it will
stop the message and wait fora new read cycle
instruction from the controller. message received by ST5080Ais acknow-
ledgedor aborted without flow Control.
Figures3 gives timingofa write cycle. Most sig-
nificantbit (MSB)ofa Monitor byteis sent firston channel. andA* bits are active low and inactive stateon
DOUTis high impedance.
PROGRAMMABLE FUNCTIONS
ST5080A
Figure3:E andA bits Timing
ST5080A
For both formatsof Digital Interface, programma-
ble functions are configuredby writingtoa num-
berof registers usinga 2-byte write cycle (not in-
cluding chip select bytein GCI).
Mostof these registers can alsobe read-backfor
verification. Byte oneis always register address,
while byte twois Data.
Table1 lists the register set and their respective
adresses.
Table1:
Programmable Register Intructions
Function Address byte Data byte
654 3210
Single byte Power up/down PXXX XX 0 X none
Write CR0 P 0 0 0 0 0 1 X see CR0 TABLE2
Read-back CR0 P 0 0 0 0 1 1 X see CR0
Write CR1 P 0 0 0 1 0 1 X see CR1 TABLE3
Read-back CR1 P 0 0 0 1 1 1 X see CR1
Write Datato receive path P 0 0 1 0 0 1 X see CR2 TABLE4
Read data fromDR P 001 011 X see CR2
Write DatatoDX P 0 0 1 1 0 1 X see CR3 TABLE5
Write CR4 P 0 1 0 0 0 1 X see CR4 TABLE6
Read-back CR4 P 0 1 0 0 1 1 X see CR4
Write CR5 P 0 1 0 1 0 1 X see CR5 TABLE7
Read-back CR5 P 0 1 0 1 1 1 X see CR5
Write CR6 P 0 1 1 0 0 1 X see CR6 TABLE8
Read-back CR6 P 0 1 1 0 1 1 X see CR6
Write CR7 P 0 1 1 1 0 1 X see CR7 TABLE9
Read-back CR7 P 0 1 1 1 1 1 X see CR7
Write CR8 P 1 0 0 0 0 1 X see CR8 TABLE10
Read-back CR8 P 1 0 0 0 1 1 X see CR8
Write CR9 P 1 0 0 1 0 1 X see CR9 TABLE11
Read-back CR9 P 1 0 0 1 1 1 X see CR9
Write Test Register CR10 P 1 0 1 0 0 1 X reserved
NOTE1: bit 7oftheaddress byteand data byte isalwaysthefirst bitclocked intoorout from: CIandCOpins whenMICROWIRE serial
portis enabled,or intoandout fromDRandDX pins when GCI mode selected. =reserved: write0
NOTE2: ”P” bitis Power up/down Controlbit.P=1 Means Power Down.
Bit1 indicates,if set,thepresenceofa second byte.
NOTE3: Bit2 iswrite/read selectbit.
ST5080A
Table2: Control Register CR0Functions
76543 21 0 Function F0 MA IA DN FF B7 DL

MCLK= 512 kHz
MCLK= 1.536 MHz
MCLK= 2.048 MHz
MCLK= 2.560 MHz
(1)
(1)
Select MU-255 law
A-law including evenbit inversion
A-law;Nobit inversion
Delayed data timing
Non delayed data timing (1)
(1) andB2 consecutive andB2 separated (1)
(1) bits time-slot bits time-slot
Normal operation
Digital Loop-back stateat poweron initialization
(1): significantin COMBOI/II mode only
Table3:
Control Register CR1 Functions 65432 10 Function
HFE ALE DO MR MX EN T1 T0

HFO/ HFI pins disabled
HFO/ HFipins enabled
Anti-larsen disabled
Anti-larsen enabled latchisputin high impedance latchsetto0 connectedto rec. path
CR2 connectedto rec. path (1)
(1)
Trans path connectedtoDX
CR3 connectedtoDX (1)
(1)
voice data transfer disable
voice data transfer enable channel selected channel selected
B1* channel selected
B2* channel selected
(2)
(2) state atpower oninitialization
ST5080A
Table4: Control Register CR2 Functions
76543 21 0 Function d6 d5 d4 d3 d2 d1 d0

msb lsb Data sentto Receive pathor Data received fromDR input
Table5:
Control Registers CR3 Functions
76543 21 0 Function d6 d5 d4 d3 d2 d1 d0

msb lsb DX data transmitted
Table6:
Control Register CR4 Functions
76543 21 0 Function TE SI EE RTL RTE SL SE

MIC1 selected
MIC2 selected
Transmit input muted
Transmit input enabled
Internal sidetone disabled
Internal sidetone enabled
EAIN disconnected
EAIN selectedto Loudspeaker
Ring/ Tone muted
Ring/ Toneto Earpiece
Ring/ Toneto Loudspeaker
Ring/ Toneto Earpiece and Loudspeaker
Receive signalmuted
Receive signalconnectedto earpiece amplifer
Receive signalconnectedto loudspeaker amplifier
Receive signalconnectedto loudspeaker and
earpiece amplifier stateat poweron initialization
ST5080A
Table7: Control Register CR5Functions
76543 21 0 Function
Transmit amplifier Sidetone amplifier
dB gaindB gain1dB stepdB gain
-12.5dB gain
-13.5dB gain1dB step
-27.5dB gain stateat poweron initialization
Table8:
Control Register CR6Functions
76543 21 0 Function
Earpiece ampifier Loudspeaker
dB gaindB gain1dB step
-15dB gaindB gaindB gain2dB step
-30dB gain stateat poweron initialization
ST5080A
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED