SNJ54HC573AW ,Octal D-type Transparent Latches With 3-State OutputsBlock Diagram... 10Information..... 134 Revision HistoryNOTE: Page numbers for previous revisions m ..
SNJ54HC574J ,Octal D-type Edge-Triggered Flip-Flops With 3-State OutputsSN54HC574, SN74HC574OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPSWITH 3-STATE OUTPUTSSCLS148F − DECEMBER 1 ..
SNJ54HC595J ,8-Bit Shift Registers With 3-State Output RegistersElectrical Characteristics....... 613.2 Related Links.. 177.6 Timing Requirements... 713.3 Communit ..
SNJ54HC640J ,Octal Bus Transceivers With 3-State Outputs SCLS303D − JANUARY 1996 − REVISED AUGUST ..
SNJ54HC688J ,8-Bit Identity Comparatorsmaximum ratings” may cause permanent damage to the device. These are stress ratings only, andfuncti ..
SNJ54HC74J ,Dual D-type Positive-Edge-Triggered Flip-Flops With Clear And PresetMaximum Ratings(1)over operating free-air temperature range (unless otherwise noted)MIN MAX UNITV S ..
SPX5205M5 , 150 mA, Low-Noise LDO Voltage Regulator
SPX5205M5-2.5 , 150 mA, Low-Noise LDO Voltage Regulator
SPX5205M5-2.5 , 150 mA, Low-Noise LDO Voltage Regulator
SPX5205M5-3.0 , 150 mA, Low-Noise LDO Voltage Regulator
SPX5205M5-3.0 , 150 mA, Low-Noise LDO Voltage Regulator
SPX5205M5-L , 150mA, LOW-NOISE LDO VOLTAGE REGULATOR
SN54HC573AJ-SNJ54HC573AW
Octal D-type Transparent Latches With 3-State Outputs
To Seven Other Channels
Copyright © 2016,
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
SN54HC573A, SN74HC573ASCLS147F –DECEMBER 1982–REVISED OCTOBER 2016
SNx4HC573A Octal Transparent D-Type Latches With 3-State Outputs Features Wide Operating Voltage Range from2Vto6V High-Current 3-State Outputs Drive Bus Lines
Directlyupto15 LSTTL Loads Low Power Consumption: 80-µA Maximum ICC Typicaltpd= 21ns ±6-mA Output Driveat5V Low Input Current:1 µA (Maximum) Bus-Structured Pinout
Applications Buffer Registers Bidirectional Bus Drivers Working Registers
DescriptionThe SNx4HC573A devices are octal transparent
D-type latches that feature 3-state outputs designed
specifically for driving highly capacitiveor relatively
low-impedance loads. They are particularly suitable
for implementing buffer registers, I/O ports,
bidirectional bus drivers, and working registers.
While the latch-enable (LE) input is high, the outputs respondto the data (D) inputs. When LEis
low, the outputs are latchedto retain the data that
was set up.
Device Information(1)(1) Forall available packages, see the orderable addendumat
the endofthe data sheet.
Logic Diagram (Positive Logic)
