SNJ54ACT374FK ,Octal D-type Edge-Triggered Flip-Flops With 3-State OutputsSN54ACT374, SN74ACT374OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPSWITH 3-STATE OUTPUTSSCAS539F − OCTOBER ..
SNJ54AHC02J ,Quadruple 2-Input Positive-NOR GatesELECTRICAL CHARACTERISTICSover operating free-air temperature range (unless otherwise noted)T = –55 ..
SNJ54AHC138FK ,3-Line To 8-Line Decoders/DemultiplexersSN54AHC138, SN74AHC1383-LINE TO 8-LINE DECODERS/DEMULTIPLEXERSSCLS258L − DECEMBER 1995 − REVISED JU ..
SNJ54AHC373W ,Octal-Transparent D-type Latches With 3-State Outputs SN54AHC373, SN74AHC373 OCTAL TRANSPARENT D-TYPE LATCHESWITH 3-STATE OUTPUTSSCLS235I – OCTOBER 1995 ..
SNJ54AHC541W ,Octal Buffers/Drivers With 3-State OutputsElectrical Characteristics....... 512 Device and Documentation Support........ 126.6 Switching Char ..
SNJ54AHCT04J ,Hex InvertersFeatures 3 DescriptionThe SNx4AHCT04 devices contain six independent1• Inputs are TTL-Voltage Compa ..
SPX2920U-5.0 , 400mA Low Drop Out Voltage Regulator with Shutdown
SPX29302T5-L , 3A Guaranteed Output Current
SPX2940T-2.5 , 1A Low Dropout Voltage Regulator Fixed Output, Fast Response
SPX2940T-5.0 , 1A Low Dropout Voltage Regulator Fixed Output, Fast Response
SPX2941U5 , 1A Low Dropout Voltage Regulator, Adjustable Output, Fast Response
SPX29500U-3.3 , 5A Low Dropout Voltage Regulator Adjustable & Fixed Output, Fast Response Time
SNJ54ACT374FK
Octal D Flip-Flop with TRI-STATE Outputs
SN54ACT374, SN74ACT374
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCAS539F − OCTOBER 1995 − REVISED NOVEMBER 2002
4.5-V to 5.5-V VCC Operation Inputs Accept Voltages to 5.5 V Max tpd of 10 ns at 5 V Inputs Are TTL-Voltage Compatible
description/ordering informationThese 8-bit flip-flops feature 3-state outputs
designed specifically for driving highly capacitive
or relatively low-impedance loads. The devices
are particularly suitable for implementing buffer
registers, I/O ports, bidirectional bus drivers, and
working registers.
The eight flip-flops of the ’ACT374 devices are
D-type edge-triggered flip-flops. On the positive
transition of the clock (CLK) input, the Q outputs
are set to the logic levels set up at the data (D)
inputs.
A buffered output-enable (OE) input can be used
to place the eight outputs in either a normal logic
state (high or low logic levels) or the
high-impedance state. In the high-impedance
state, the outputs neither load nor drive the bus
lines significantly. The high-impedance state and
the increased drive provide the capability to drive
bus lines in bus-organized systems without need
for interface or pullup components.
OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while
the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
ORDERING INFORMATION Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
GND
VCC
CLK
SN54ACT374 ...J OR W PACKAGE
SN74ACT374... DB, DW, N, NS, OR PW PACKAGE
(TOP VIEW)21 201910111213
SN54ACT374...FK PACKAGE
(TOP VIEW)1QOE
GND
CLK
