SN74LVCZ161284AGR ,19-Bit IEEE 1284 Std Bus InterfaceSCES358B–SEPTEMBER 2001–REVISED MAY 2005DESCRIPTION/ORDERING INFORMATION (CONTINUED)The power-on re ..
SN74LVCZ161284AGR ,19-Bit IEEE 1284 Std Bus InterfaceFEATURESDGG PACKAGE• Power-On Reset (POR) Prevents Printer(TOP VIEW)Errors When Printer Is Turned O ..
SN74LVCZ16244ADGGR ,16-Bit Buffer/Driver With 3-State Outputsmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage ra ..
SN74LVCZ16245A ,16-Bit Bus Transceiver With 3-State Outputs SN74LVCZ16245A 16-BIT BUS TRANSCEIVERWITH 3-STATE OUTPUTSSCES278D – JUNE 1999 – REVISED AUGUST 200 ..
SN74LVCZ16245ADGGR ,16-Bit Bus Transceiver With 3-State Outputsmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage ra ..
SN74LVCZ240APW ,Octal Buffer/Driver With 3-State OutputsSCES273H–JUNE 1999–REVISED APRIL 2005DESCRIPTION/ORDERING INFORMATION (CONTINUED)When V is between ..
SP690SEN , 3.0V/3.3V Low Power Microprocessor Supervisory with Battery Switch-Over
SP690SEN , 3.0V/3.3V Low Power Microprocessor Supervisory with Battery Switch-Over
SP690TCN , 3.0V/3.3V Low Power Microprocessor Supervisory with Battery Switch-Over
SP690TCN , 3.0V/3.3V Low Power Microprocessor Supervisory with Battery Switch-Over
SP690TCN , 3.0V/3.3V Low Power Microprocessor Supervisory with Battery Switch-Over
SP690TEN , 3.0V/3.3V Low Power Microprocessor Supervisory with Battery Switch-Over
SN74LVCZ161284AGR
19-Bit IEEE 1284 Std Bus Interface
DESCRIPTION/ORDERING INFORMATION
(TOP VIEW)VCC
GND
GND
VCC
PERI LOGIC IN
A14
A15
A16
A17
VCC CABLE
GND
GND
VCC CABLE
PERI LOGIC OUT
C14
C15
C16
C17
HOST LOGIC IN
This device has eight bidirectional bits; data can flowin the A-to-B direction when the direction-control (DIR)
SN74LVCZ161284A
19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER Power-On Reset (POR) Prevents Printer
and IEEE Std 1284-II (Level-2 Type) Electrical
Specifications Flow-Through Architecture Optimizes PCB
Layout Ioff and Power-Up 3-State Support Hot
Insertion Latch-Up Performance Exceeds 100 mA Per
JESD 78, ClassII ESD Protection Exceeds JESD22 4000-V Human-Body Model (A114-A) 350-V Machine Model (A115-A) 1500-V Charged-Device Model (C101)The SN74LVCZ161284Ais designed for 3-Vto 3.6-V
VCC operation. This device provides asynchronous
two-way communication between data buses. The
control-function implementation minimizes external
timing requirements. high andin the B-to-A direction when DIRis low. This device has five drivers that drive the cable side and
four receivers. The SN74LVCZ161284A has one receiver dedicatedto the HOST LOGIC line anda driverto
drive the PERI LOGIC line.
The output drive modeis determinedby the high-drive (HD) control pin. When HDis high, the outputs areina
totem-pole configuration andinan open-drain configuration when HDis low. This meets the drive requirements specifiedin the IEEE Std 1284-I (level-1 type) and IEEE Std (level-2 type) parallel peripheral-interface
specifications. Except for HOST LOGICIN and peripheral logic (PERI LOGIC OUT),all cable-side pins 1.4-kΩ integrated pullup resistor. The pullup resistoris switchedoffif the associated output driverisin low
stateorif the output voltageis above VCC CABLE.If VCC CABLE off, PERI LOGIC OUTis setto low.
The device has two supply voltages. VCCis designed for 3-Vto operation. VCC CABLE supplies the output buffersof the cable side only andis designed for 3-V 3.6-V and for 4.7-Vto 5.5-V operation. VCC CABLEis3Vto 3.6V, the cable-side I/O pins are 5-V
ORDERING INFORMATION(1) PART NUMBER TOP-SIDE MARKING 70°C TSSOP SN74LVCZ161284AGR LVCZ161284A Package drawings, packing quantities, symbolization, PCB design guidelinesare availableat
www.ti.com/sc/package.
