SN74LVC1G3208DBVR ,Single 3-Input Positive OR-AND GateFEATURES DESCRIPTIONThis device is designed for 1.65-V to 5.5-V VCC2• Available in the Texas Instru ..
SN74LVC1G32DBVR ,Single 2-Input Positive-OR GateTable of Contents8.1 Overview.. 111
SN74LVC1G32DBVRG4 ,Single 2-Input Positive-OR Gate 5-SOT-23 -40 to 125Features 3 Description2This single 2-input positive-OR gate is designed for1• Available in the Ultr ..
SN74LVC1G32DBVT ,Single 2-Input Positive-OR GateFeatures, Description, and Device Information table..... 1• Added Pin Functions table. .... 4• Adde ..
SN74LVC1G32DBVTG4 ,Single 2-Input Positive-OR Gate 5-SOT-23 -40 to 125Block Diagram... 112 Applications..... 18.3 Feature Description.... 113 Description....... 18.4 Dev ..
SN74LVC1G32DCK , SINGLE 2-INPUT POSITIVE-OR GATE
SP489ET , Quad RS-485/RS-422 Line Receivers
SP490CS , Full Duplex RS-485 Transceivers
SP490CS , Full Duplex RS-485 Transceivers
SP490CS , Full Duplex RS-485 Transceivers
SP490CS , Full Duplex RS-485 Transceivers
SP490E , Enhanced Full Duplex RS-485 Transceivers
SN74LVC1G3208DBVR
SINGLE 3-INPUT POSITIVE OR-AND GATE
1AGND
DBV PACKAGE
(TOP VIEW)
YEP OR YZP PACKAGE
(BOTTOM VIEW)
DCK PACKAGE
(TOP VIEW)1
GND
See mechanical drawings for dimensions. VCC
SN74LVC1G3208
www.ti.com SCES605B –SEPTEMBER 2004–REVISED DECEMBER 2013
Single 3-Input Positive OR-AND Gate
Checkfor Samples: SN74LVC1G3208
1FEATURES DESCRIPTION for 1.65-V to 5.5-V VCC
Availablein the Texas Instruments NanoStar™and NanoFree™ Packages isa single 3-input
• Supports 5-V VCC OperationIt performs the Boolean
• Inputs Accept Voltagesto 5.5V positive logic.
• Provides Down Translationto VCC to GND or VCC, the
• Max tpdof5nsat 3.3V offers two more functions.
• Low Power Consumption, 10-µA Max device performs asa2- WhenAis tiedto GND,
• ±24-mA Output Driveat 3.3V AND gate(Y=B● C).
• Input Hysteresis Allows Slow Input Transitiona 2-input AND gate when
and Better Switching Noise Immunity Bis tiedto GND(Y=A● C).
Input (Vhys= 250 mV Typ@ 3.3V)NanoStar™ and NanoFree™ package technologyis
• Can Be Usedin Three Combinations: a major breakthrough in IC packaging concepts,
– OR-AND Gate using the dieas the package.
OR Gate This deviceis fully specified for partial-power-down
– AND Gate applications using Ioff. The Ioff circuitry disables the
outputs, preventing damaging current backflow
• Ioff Supports Live Insertion, Partial-Power-through the device whenitis powered down.
Down Mode, and Back-Drive Protection Latch-Up Performance Exceeds 100 mA Per
JESD 78, ClassII ESD Protection Exceeds JESD22 2000-V Human-Body Model 200-V Machine Model (A115-A) 1000-V Charged-Device Model
