SN74LS669N ,SYNCHRONOUS 4-BIT UP/DOWN COUNTERfeatures an internal carry lookahead for cascading purposes. BySYNCHRONOUS 4-BITclocking all flip-f ..
SN74LS670N ,4 x 4 REGISTER FILE WITH 3-STATE OUTPUTSSN54/74LS6704 x 4 REGISTER FILEWITH 3-STATE OUTPUTSThe TTL /MSI SN54 /74LS670 is a high-speed, low- ..
SN74LS670N3 ,4-by-4 register files with 3-state outputs
SN74LS670NSR ,4-by-4 register files with 3-state outputs
SN74LS673N , 16-BIT SHIFT REGISTERS
SN74LS673N , 16-BIT SHIFT REGISTERS
SP232ACT-L , Enhanced RS-232 Line Drivers/Receivers
SP232AEN-L , Enhanced RS-232 Line Drivers/Receivers
SP232AEP , Enhanced RS-232 Line Drivers/Receivers
SP232AEP , Enhanced RS-232 Line Drivers/Receivers
SP232AEP-L , Enhanced RS-232 Line Drivers/Receivers
SP232ECN-L , High Performance RS-232 Line Drivers/Receivers
SN54LS669J-SN74LS669D-SN74LS669N
SYNCHRONOUS 4-BIT UP/DOWN COUNTER
SYNCHRONOUS 4-BIT
UP/DOWN COUNTERThe SN54/74LS669 is a synchronous 4-bit up/down counter. The LS669 is
a 4-bit binary counter. For high speed counting applications, this presettable
counter features an internal carry lookahead for cascading purposes. By
clocking all flip-flops simultaneously so the outputs change coincident with
each other (when instructed to do so by the count enable inputs and internal
gating) synchronous operation is provided. This helps to eliminate output
counting spikes, normally associated with asynchronous (ripple-clock) count-
ers. The four master-slave flip-flops are triggered on the rising (positive-going)
edge of the clock waveform by a buffered clock input.
Circuitry of the load inputs allows loading with the carry-enable output of the
cascaded counters. Because loading is synchronous, disabling of the counter
by setting up a low level on the load input will cause the outputs to agree with
the data inputs after the next clock pulse.
Cascading counters for N-bit synchronous applications are provided by the
carry look-ahead circuitry, without additional gating. Two count-enable inputs
and a carry output help accomplish this function. Count-enable inputs (P and
T) must both be low to count. The level of the up-down input determines the
direction of the count. When the input level is low, the counter counts down,
and when the input is high, the count is up. Input T is fed forward to enable the
carry output. The carry output will now produce a low level output pulse with a
duration ≈ equal to the high portion of the QA output when counting up and
when counting down ≈ equal to the low portion of the QA output. This low level
carry pulse may be utilized to enable successive cascaded stages. Regard-
less of the level of the clock input, transitions at the P or T inputs are allowed.
By diode-clamping all inputs, transmission line effects are minimized which
allows simplification of system design.
Any changes at control inputs (ENABLE P, ENABLE T, LOAD, UP/DOWN)
will have no effect on the operating mode until clocking occurs because of the
fully independant clock circuits. Whether enabled, disabled, loading or count-
ing, the function of the counter is dictated entirely by the conditions meeting
the stable setup and hold times. Programmable Look-Ahead Up/Down Binary/Decade Counters Fully Synchronous Operation for Counting and Programming Internal Look-Ahead for Fast Counting Carry Output for n-Bit Cascading Fully Independent Clock Circuit Buffered Outputs
CONNECTION DIAGRAM (TOP VIEW)- -- -- ---- - - - - -- -
