IC Phoenix
 
Home ›  SS46 > SN54LS42J-SN74LS42N,ONE-OF-TEN DECODER
SN54LS42J-SN74LS42N Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
SN74LS42NMOTN/a341avaiONE-OF-TEN DECODER
SN54LS42JTIN/a1000avaiONE-OF-TEN DECODER


SN54LS42J ,ONE-OF-TEN DECODERSN54/74LS42ONE-OF-TEN DECODERThe LSTTL/ MSI SN54/ 74LS42 is a Multipurpose Decoder designed to ac-c ..
SN54LS47J ,BCD TO 7-SEGMENT DECODER/DRIVER
SN54LS47J ,BCD TO 7-SEGMENT DECODER/DRIVER
SN54LS47J ,BCD TO 7-SEGMENT DECODER/DRIVER
SN54LS48J ,BCD TO 7-SEGMENT DECODER
SN54LS490J ,DUAL DECADE COUNTER
SN74HC126DR ,Quadruple Bus Buffer Gates With 3-State Outputsmaximum ratings” may cause permanent damage to the device. These are stress ratings only, andfuncti ..
SN74HC126N ,Quadruple Bus Buffer Gates With 3-State Outputsmaximum ratings” may cause permanent damage to the device. These are stress ratings only, andfuncti ..
SN74HC126NSR ,Quadruple Bus Buffer Gates With 3-State Outputslogic diagram (positive logic)1 101OE 3OE2 3 9 81A 1Y 3A 3Y4 132OE 4OE5 6 12 112A 2Y 4A 4YPin numbe ..
SN74HC126PW ,Quadruple Bus Buffer Gates With 3-State Outputsmaximum ratings” may cause permanent damage to the device. These are stress ratings only, andfuncti ..
SN74HC126PWR ,Quadruple Bus Buffer Gates With 3-State Outputs        SCLS103E − MARCH 1984 − REVISED JULY 200 ..
SN74HC126PWT ,Quadruple Bus Buffer Gates With 3-State Outputslogic diagram (positive logic)1 101OE 3OE2 3 9 81A 1Y 3A 3Y4 132OE 4OE5 6 12 112A 2Y 4A 4YPin numbe ..


SN54LS42J-SN74LS42N
ONE-OF-TEN DECODER
ONE-OF-TEN DECODER
The LSTTL/MSI SN54/74LS42 is a Multipurpose Decoder designed to ac-
cept four BCD inputs and provide ten mutually exclusive outputs. The LS42
is fabricated with the Schottky barrier diode process for high speed and is
completely compatible with all Motorola TTL families. Multifunction Capability Mutually Exclusive Outputs Demultiplexing Capability Input Clamp Diodes Limit High Speed Termination Effects
VCC A1 A2 A3 9 8 7 1 2 3 4 5 6 GND
NOTE:
The Flatpak version has the
same pinouts (Connection
Diagram) as the Dual In-Line
Package.
CONNECTION DIAGRAM DIP (TOP VIEW)
PIN NAMES LOADING (Note a)

A0 – A3
0 to 9
Address Inputs
Outputs, Active LOW (Note b)
NOTES: 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)
Temperature Ranges.
LOGIC DIAGRAM
5 10 111315 2 6 7 9 2 3 4 5 60 A1 A2 A387
VCC = PIN 16
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED