SN74LS221N ,DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTSwhich can be used as an inhibit input.Pulse triggering occurs at a voltage level and is not related ..
SN74LS221NSR ,Dual monostable multivibrators with Schmitt-trigger inputsfeatures a negative-transition-2C 8 14 2CLRtriggered input and a positive-transition-triggeredext9 ..
SN74LS2323 ,Dual Line Receiver 8-SOIC 0 to 70maximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage, V ..
SN74LS2323D ,Dual Line Receiver 8-SOIC 0 to 70 SDLS965 − OCTOBER 2004D PACKAGE Single 5-V Supply(TOP VIEW) ±100-mV Sens ..
SN74LS2323DR ,Dual Line Receiver 8-SOIC 0 to 70maximum ratings” may cause permanent damage to the device. These are stress ratings only, andfuncti ..
SN74LS240 ,Octal Buffer/Line Driver with 3-State OutputsSample & Support &Product Tools &TechnicalCommunityBuyFolder Documents SoftwareSN54LS240,SN54LS241, ..
SP0102NC3-2 , surface mounted via standard solder reflow equipment
SP0102NC3-2 , surface mounted via standard solder reflow equipment
SP0103NC3-2 , SP0103 Series with Integrated Amplifier
SP0103NC3-2 , SP0103 Series with Integrated Amplifier
SP0103NC3-2 , SP0103 Series with Integrated Amplifier
SP0204LE5 , “Zero Height” SiSonic™ Microphone Specification
SN74LS221N
LOW POWER SCHOTTKY
---Each multivibrator of the LS221 features a negative-transition-
triggered input and a positive-transition-triggered input either of
which can be used as an inhibit input.
Pulse triggering occurs at a voltage level and is not related to the
transition time of the input pulse. Schmitt-trigger input circuitry for B
input allows jitter-free triggering for inputs as slow as 1 volt/second,
providing the circuit with excellent noise immunity. A high immunity
to VCC noise is also provided by internal latching circuitry.
Once triggered, the outputs are independent of further transitions of
the inputs and are a function of the timing components. The output
pulses can be terminated by the overriding clear. Input pulse width
may be of any duration relative to the output pulse width. Output pulse
width may be varied from 35 nanoseconds to a maximum of 70 s by
choosing appropriate timing components. With Rext = 2.0 kΩ and Cext
= 0, a typical output pulse of 30 nanoseconds is achieved. Output rise
and fall times are independent of pulse length.
Pulse width stability is achieved through internal compensation and
is virtually independent of VCC and temperature. In most applications,
pulse stability will only be limited by the accuracy of external timing
components.
Jitter-free operation is maintained over the full temperature and VCC
ranges for greater than six decades of timing capacitance (10 pF to 10
μF), and greater than one decade of timing resistance (2.0 to 100 kΩ
for the SN74LS221). Pulse width is defined by the relationship:
tw(out) = CextRext ln 2.0 ≈ 0.7 Cext Rext; where tW is in ns if Cext is in
pF and Rext is in kΩ. If pulse cutoff is not critical, capacitance up to
1000 μF and resistance as low as 1.4 kΩ may be used. The range of
jitter-free pulse widths is extended if VCC is 5.0 V and 25°C
temperature. SN74LS221 is a Dual Highly Stable One-Shot Overriding Clear Terminates Output Pulse Pin Out is Identical to SN74LS123
GUARANTEED OPERATING RANGES
