SN74GTLPH16912 ,18-Bit LVTTL-to-GTLP Universal Bus TransceiverFEATURESDGG OR DGV PACKAGE• Member of the Texas Instruments Widebus™(TOP VIEW)FamilyOEAB 1 56 CEAB• ..
SN74GTLPH16912GR ,18-Bit LVTTL-to-GTLP Universal Bus TransceiverFUNCTIONAL DESCRIPTIONThe SN74GTLPH16912 is a medium-drive (50-mA), 18-bit UBT transceiver containi ..
SN74GTLPH306PW ,8-Bit LVTTL-to-GTLP Bus Transceiverfeatures TI-OPC circuitry, which actively limits overshoot caused by improperly terminatedbackplane ..
SN74GTLPH306PWR ,8-Bit LVTTL-to-GTLP Bus TransceiverFEATURESDGV, DW, OR PW PACKAGE• TI-OPC™ Circuitry Limits Ringing on(TOP VIEW)Unevenly Loaded Backpl ..
SN74H01J , QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS
SN74H102N , AND-GATE J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN752232 , DUAL RS-232 PORT
SN752232DL , DUAL RS-232 PORT
SN75240 ,Dual USB Port Transient SuppressorMaximum Ratings may cause permanent damage to the device. These are stress ratingsonly, and functio ..
SN75240P ,Dual USB Port Transient SuppressorSample & Support &Product Tools &TechnicalCommunityBuyFolder Documents SoftwareSN65220,SN65240,SN75 ..
SN75240PW ,Dual USB Port Transient SuppressorMaximum Ratings.. 413.2 Layout Example....... 108.2 ESD Ratings........ 414 Device and Documentatio ..
SN75240PWG4 ,Dual USB Port Transient Suppressor 8-TSSOP 0 to 70Electrical Characteristics....... 414.3 Trademarks..... 118.6 Typical Characteristics. 514.4 Electr ..
SN74GTLPH16912-SN74GTLPH16912GR
18-Bit LVTTL-to-GTLP Universal Bus Transceiver
FEATURES DGG OR DGV PACKAGE
(TOP VIEW)OEAB
LEAB
GND
VCC
GND
A10
A11
A12
GND
A13
A14
A15
VCC
A16
A17
GND
A18
OEBA
LEBA
CEAB
CLKAB
GND
BIAS VCC
GND
B10
B11
B12
GND
B13
B14
B15
VREF
B16
B17
GND
B18
CLKBA
CEBA
DESCRIPTION/ORDERING INFORMATION
SN74GTLPH16912
18-BIT LVTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER Memberof Texas Instruments Widebus™
Family UBT™ Transceiver Combines D-Type Latches
and D-Type for Operationin
Transparent, Clocked, and
Clock-Enabled Modes TI-OPC™ Circuitry Limits Ringing on
Unevenly Loaded Backplanes OEC™ Circuitry Improves Signal Integrity and
Reduces Electromagnetic Interference Bidirectional Between GTLP Signal
Levels and Logic Levels LVTTL Interfaces Are 5-V Tolerant Medium-Drive GTLP Outputs (50 mA) LVTTL Outputs (–24 mA/24 mA) GTLP Rise Fall Times Designed for
Optimal Data-Transfer Rate and Signal
Integrityin Loads Ioff, Power-Up 3-State, and BIAS VCC Support
Live Insertion Bus Hold on Data Inputs Distributed and GND Pins Minimize
High-Speed Noise Latch-Up Performance Exceeds 100 mA Per
JESD 78, ClassII ESD Protection Exceeds JESD22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) 1000-V Charged-Device Model (C101)The SN74GTLPH16912isa medium-drive, 18-bit UBT™ transceiver that provides LVTTL-to-GTLP and
GTLP-to-LVTTL translation.It allows for transparent, latched, clocked, and clock-enabled modesof
data transfer. The device providesa high-speed interface cards operatingat LVTTL logic levels anda
backplane operatingat GTLP signal levels. High-speed (about three times faster than standard TTLor LVTTL)
backplane operationisa direct resultof GTLP's reduced swing (<1 V), reduced input threshold levels,
improved differential input, OEC™ circuitry, and TI-OPC™ Improved GTLP OEC and TI-OPC circuits
minimize bus-settling time and have been designed and tested using several backplane models. The medium allows incident-wave switchingin heavily loaded backplanes with equivalent load impedance downto19Ω. Texas Instruments (TI™) derivativeof the Transceiver Logic (GTL) JEDEC standard Theof the SN74GTLPH16912 given onlyat the preferred higher noise-margin but user flexibilityof using this deviceat GTL(VTT= 1.2V andVREF= 0.8V)or GTLP 1.5 and=
