SN74ALS573CDWR ,Octal D-Type Transparent Latches With 3-State Outputs SDAS048D ..
SN74ALS573CDWR ,Octal D-Type Transparent Latches With 3-State Outputs SDAS048D ..
SN74ALS573CN ,Octal D-Type Transparent Latches With 3-State Outputsmaximum ratings” may cause permanent damage to the device. These are stress ratings only, andfuncti ..
SN74ALS573CN. ,Octal D-Type Transparent Latches With 3-State Outputsmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage, V ..
SN74ALS573CNSR ,Octal D-Type Transparent Latches With 3-State Outputselectrical characteristics over recommended operating free-air temperature range (unlessotherwise n ..
SN74ALS574B ,Octal D-Type Edge-Triggered Flip-Flops with 3-State Outputsmaximum ratings” may cause permanent damage to the device. These are stress ratings only, andfuncti ..
SN74LVC16373ADGVR ,16-Bit Transparent D-Type Latch With 3-State OutputsFeatures 2 Applications1• Member of the Texas Instruments • ServersWidebus™ Family• PCs and Noteboo ..
SN74LVC16373ADL ,16-Bit Transparent D-Type Latch With 3-State OutputsElectrical Characteristics....... 813 Device and Documentation Support........ 147.6 Timing Require ..
SN74LVC16373ADLRG4 ,16-Bit Transparent D-Type Latch With 3-State Outputs 48-SSOP -40 to 125Maximum Ratings . 611 Power Supply Recommendations... 137.2 Handling Ratings. 612 Layout.... 137.3 ..
SN74LVC16373AZQLR ,16-Bit Transparent D-Type Latch With 3-State OutputsTable of Contents1
SN74LVC16373DGGR ,16-Bit Transparent D-Type Latch With 3-State Outputsmaximum ratings" may cause permanent damage to the device. These are stress ratingsonly, and functi ..
SN74LVC16374A ,16-Bit Edge-Triggered D-Type Flip-Flop With 3-State OutputsBlock Diagram... 113 Description....... 19.3 Feature Description.... 114 Simplified Schematic 19.4 ..
SN74ALS573CDW-SN74ALS573CDWR-SN74ALS573CN-SN74ALS573CN.-SN74ALS573CNSR
Octal D-Type Transparent Latches With 3-State Outputs
Package Options Include PlasticSmall-Outline (DW) Packages, Ceramic
Chip Carriers (FK), Standard Plastic (N) and
Ceramic (J) 300-mil DIPs, and Ceramic Flat
(W) Packages
descriptionThese octal D-type transparent latches feature
3-state outputs designed specifically for driving
highly capacitive or relatively low-impedance
loads. They are particularly suitable for
implementing buffer registers, I/O ports,
bidirectional bus drivers, and working registers.
While the latch-enable (LE) input is high, outputs
(Q) respond to the data (D) inputs. When LE is low,
the outputs are latched to retain the data that was
set up.
A buffered output-enable (OE) input can be used
to place the eight outputs in either a normal logic
state (high or low) or a high-impedance state. In
the high-impedance state, the outputs neither load
nor drive the bus lines significantly. The
high-impedance state and the increased drive
provide the capability to drive bus lines without
interface or pullup components.
OE does not affect internal operation of the
latches. Old data can be retained or new data can
be entered while the outputs are in the
high-impedance state.
The SN54ALS573C and SN54AS573A are characterized for operation over the full military temperature range
of −55°C to 125°C. The SN74ALS573C and SN74AS573A are characterized for operation from 0°C to 70°C.
FUNCTION TABLE
(each latch)
