IC Phoenix
 
Home ›  SS53 > SN74ACT7808-25FN-SN74ACT7808-40FN,2048 X 9 asynchronous FIFO memory
SN74ACT7808-25FN-SN74ACT7808-40FN Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
SN74ACT7808-25FN |SN74ACT780825FNTIN/a26avai2048 X 9 asynchronous FIFO memory
SN74ACT7808-40FN |SN74ACT780840FNTIN/a622avai2048 X 9 asynchronous FIFO memory


SN74ACT7808-40FN ,2048 X 9 asynchronous FIFO memory SN74ACT7808 2048 × 9 STROBED FIRST-IN, FIRST-OUT MEMORY SCAS205E – FEBRUARY 1991 – REVISED NOVEMBE ..
SN74ACT7813-15DL ,64 x 18 synchronous FIFO memory SN74ACT7813 64 × 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY SCAS199B – JANUARY 1991 – REVISED APRIL 199 ..
SN74ACT7813-20DL ,64 x 18 synchronous FIFO memory SN74ACT7813 64 × 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY SCAS199B – JANUARY 1991 – REVISED APRIL 199 ..
SN74ACT7814-20DL ,64 x 18 asynchronous FIFO memory SN74ACT7814 64 × 18 STROBED FIRST-IN, FIRST-OUT MEMORY SCAS209C – APRIL 1992 – REVISED APRIL 1998D ..
SN74ACT7814-20DLR , 64 x 18 STROBED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7814-25DL , 64 x 18 STROBED FIRST-IN, FIRST-OUT MEMORY
SN74LS27DR ,Triple 3-input positive-NOR gates
SN74LS28 ,QUADRUPLE 2-INPUT POSITIVE-NOR BUFFERS
SN74LS280J ,9-bit odd/even parity generators / checkers
SN74LS280J ,9-bit odd/even parity generators / checkers
SN74LS280J ,9-bit odd/even parity generators / checkers
SN74LS280N ,9-BIT ODD/EVEN PARITY GENERATORS/CHECKERSSN54/74LS2809-BIT ODD/EVEN PARITYGENERATORS/CHECKERSThe SN54/74LS280 is a Universal 9-Bit Parity Ge ..


SN74ACT7808-25FN-SN74ACT7808-40FN
2048 X 9 asynchronous FIFO memory
Fast Access Times of 15 ns With a 50-pFLoad Programmable Almost-Full/Almost-Empty
Flag
3-State Outputs Package Options Include 44-Pin Plastic
Leaded Chip Carrier (FN), 64-Pin Thin Quad
Flat (PM), and Reduced-Height 64-Pin Quad
Flat (PAG) Packages
description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent
data rates. The SN74ACT7808 is a 2048-word by 9-bit FIFO designed for high speed and fast access times.
It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel format.
Data is written into memory on a low-to-high transition at the load-clock (LDCK) input and is read out on a
low-to-high transition at the unload-clock (UNCK) input. The memory is full when the number of words clocked
in exceeds the number of words clocked out by 2048. When the memory is full, LDCK signals have no effect
on the data residing in memory. When the memory is empty, UNCK signals have no effect.
Status of the FIFO memory is monitored by the full (FULL), empty (EMPTY), half-full (HF), and
almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full and high when the
memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF
output is high when the FIFO contains 1024 or more words and is low when it contains 1023 or fewer words.
The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset
can be used to program the almost-empty offset value (X) and the almost-full offset value (Y) if program enable
(PEN) is low. The AF/AE flag is high when the FIFO contains X or fewer words or (2048 – Y) or more words.
The AF/AE flag is low when the FIFO contains between (X + 1) and (2047 – Y) words.
A low level on the reset (RESET) input resets the internal stack pointers and sets FULL high, AF/AE high, HF
low, and EMPTY low. The Q outputs are not reset to any specific logic level.
The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs.
It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect
to the data inputs and are in the high-impedance state when the output-enable (OE) input is low. OE does not
affect the output flags.
Cascading is easily accomplished in the word-width and word-depth directions. When not using the FIFO in
depth expansion, cascade enable (CASEN) must be tied high.
The FIFO must be reset upon power up.
The SN74ACT7808 is characterized for operation from 0°C to 70°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED