SN54LS641J Fast Delivery |IC PHOENIX CO.,LIMITED

Home › S › S46 > SN54LS641J,OCTAL BUS TRANSCEIVERS

If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email

Partno	Mfg	Dc	Qty	Available	Descript
SN54LS641J	TI	N/a	100	avai	OCTAL BUS TRANSCEIVERS

SN54LS641J ,OCTAL BUS TRANSCEIVERS
SN54LS645J ,OCTAL BUS TRANSCEIVERS
SN54LS668J , SYNCHRONOUS 4-BIT UP/DOWN COUNTERS
SN54LS669J ,SYNCHRONOUS 4-BIT UP/DOWN COUNTER
SN54LS669J ,SYNCHRONOUS 4-BIT UP/DOWN COUNTERSN54/74LS669SYNCHRONOUS 4-BITUP/DOWN COUNTERThe SN54/ 74LS669 is a synchronous 4-bit up/down counte ..
SN54LS670J ,4 x 4 REGISTER FILE WITH 3-STATE OUTPUTSSN54/74LS6704 x 4 REGISTER FILEWITH 3-STATE OUTPUTSThe TTL /MSI SN54 /74LS670 is a high-speed, low- ..
SN74HC138D ,3-Line To 8-Line Decoders/DemultiplexersElectrical Characteristics....... 512.1 Documentation Support.... 136.7
SN74HC138DBR ,3-Line To 8-Line Decoders/DemultiplexersMaximum Ratings.. 410 Power Supply Recommendations... 126.2 ESD Ratings: SN74HC138... 411 Layout... ..
SN74HC138DR ,3-Line To 8-Line Decoders/DemultiplexersMaximum Ratings.. 410 Power Supply Recommendations... 126.2 ESD Ratings: SN74HC138... 411 Layout... ..
SN74HC138DRG4 ,3-Line To 8-Line Decoders/Demultiplexers 16-SOIC -40 to 85Sample & Support &Product Tools &TechnicalCommunityBuyFolder Documents SoftwareSN54HC138,SN74HC138S ..
SN74HC138N ,3-Line To 8-Line Decoders/DemultiplexersMaximum Ratings(1)over operating free-air temperature range (unless otherwise noted)MIN MAX UNITSup ..
SN74HC138NSR ,3-Line To 8-Line Decoders/DemultiplexersElectrical Characteristics....... 512.1 Documentation Support.... 136.7

SN54LS641J
Octal Bus Transceiver
CONNECTION DIAGRAMS DIP (TOP VIEW)
VCC
DIR B2 B3 B5B4 B6 A2 A3 A4 A5 A6 A7 GND B8
VCC
DIR B2 B3 B5B4 B6 A2 A3 A4 A5 A6 A7 GND B8
SN54/74LS640
SN54/74LS642
SN54/74LS641
SN54/74LS645
ENABLE
ENABLE
OCT AL BUS TRANSCEIVERS
These octal bus transceivers are designed for asynchronous two-way
communication between data buses. Control function implementation
minimizes external timing requirements. These circuits allow data transmis-
sion from the A bus to B or from the B bus to A bus depending upon the logic
level of the direction control (DIR) input. Enable input (G) can disable the
device so that the buses are effectively isolated.
DEVICE OUTPUT LOGIC
LS640 3-State Inverting
LS641 Open-Collector True
LS642 Open-Collector Inverting
LS645 3-State True
FUNCTION TABLE
H = HIGH Level, L = LOW Level, X = Irrelevant

TEL:86-533-2716050 FAX:86-533-2716790