SCAN92LV090VEH ,9 Channel Bus LVDS Transceiver w/ Boundary SCANFeaturesates from a single 3.3V power supply and includes ninen IEEE 1149.1 (JTAG) Compliantdiffere ..
SCANH162602SM ,Low Voltage Universal 16-bit IEEE 1149.1 Bus Transceiver with TRI-STATE Outputsapplicationsmentary to allow direction control with a single R/W line andn Power down high Impedanc ..
SCANPSC100F ,Embedded Boundary Scan ControllerFeaturesYCompatible with IEEE Std. 1149.1 (JTAG) Test AccessThe SCANPSC100F is designed to interfac ..
SCANPSC100FSC ,Embedded Boundary Scan ControllerFeaturesThe SCANPSC100F is designed to interface a generic par-
SCAN92LV090SLC-SCAN92LV090VEH
9 Channel Bus LVDS Transceiver w/ Boundary SCAN
SCAN92LV090 Channel Bus LVDS Transceiver w/ Boundary SCAN
General DescriptionThe SCAN92LV090Ais oneina seriesof Bus LVDS trans-
ceivers designed specificallyforthe high speed, low power
proprietary backplaneor cable interfaces. The device oper-
ates froma single 3.3V power supply and includes nine
differential line drivers and nine receivers.To minimize bus
loading, the driver outputs and receiver inputsare internally
connected. The separateI/Oofthe logic side allowsfor loop
back support. The device also featuresa flow throughpinout
which allows easy PCB routingfor short stubs betweenits
pins andthe connector.
The driver translates3V TTL levels (single-ended)to differ-
ential Bus LVDS (BLVDS) output levels. This allowsfor high
speed operation, while consuming minimal power withre-
duced EMI.In addition, the differential signaling provides
common mode noise rejectionof ±1V.
The receiver thresholdis less than ±100 mV overa ±1V
common mode range and translates the differential Bus
LVDSto standard (TTL/CMOS) levels.
This deviceis compliant with IEEE 1149.1 Standard Test
Access Port and Boundary Scan Architecture withthe incor-
porationof the defined boundary-scan test logic and test
access port consistingof Test Data Input (TDI), Test Data
Out (TDO), Test Mode Select (TMS), Test Clock (TCK), and
the optional Test Reset (TRST).
Features IEEE 1149.1 (JTAG) Compliant Bus LVDS Signaling Low power CMOS design High Signaling Rate Capability (above 100 Mbps) 0.1Vto 2.3V Common Mode Rangefor VID= 200mV ±100 mV Receiver Sensitivity Supports open and terminated failsafeon port pins 3.3V operation Glitch free power up/down (Driver& Receiver disabled) Light Bus Loading(5pF typical) per Bus LVDS load Designedfor Double Termination Applications Balanced Output Impedance Product offeredin64pin LQFP package and BGA
package High impedance Bus pinson poweroff (VCC= 0V)
Simplified Functional DiagramFebruary 2005
SCAN92L
V090
Channel
Bus
VDS
ransceiver
Boundary
SCAN
