IC Phoenix
 
Home ›  MM171 > MX7824,CMOS, High-Speed, 8-Bit ADC with 4- or 8-Channel Multiplexer
MX7824 Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
MX7824MAXN/a2avaiCMOS, High-Speed, 8-Bit ADC with 4- or 8-Channel Multiplexer


MX7824 ,CMOS, High-Speed, 8-Bit ADC with 4- or 8-Channel MultiplexerApplications1MX7824LCWG 0°C to +70°C 24 Wide SO ± /2Digital Signal ProcessingMX7824KCWG 0°C to +70° ..
MX7824KCWG-T ,CMOS, High-Speed, 8-Bit ADC with 4- or 8-Channel MultiplexerApplications1MX7824LCWG 0°C to +70°C 24 Wide SO ± /2Digital Signal ProcessingMX7824KCWG 0°C to +70° ..
MX7824KN ,CMOS, High-Speed, 8-Bit ADCs with MultiplexerMX7824/MX782819-0255; Rev 2; 4/94CMOS, High-Speed, 8-Bit ADCs with Multiplexer_______________
MX7824LN ,CMOS, High-Speed, 8-Bit ADCs with MultiplexerApplications1MX7824LCWG 0°C to +70°C 24 Wide SO ± /2Digital Signal ProcessingMX7824KCWG 0°C to +70° ..
MX7828KCWI ,CMOS, High-Speed, 8-Bit ADCs with MultiplexerGeneral Description ________
MX7828KCWI+ ,CMOS, High-Speed, 8-Bit ADC with 4- or 8-Channel MultiplexerMX7824/MX782819-0255; Rev 2; 4/94CMOS, High-Speed, 8-Bit ADCs w ith Multiplexer_______________
NDS8936 ,Dual N-Channel Enhancement Mode Field Effect TransistorJuly 1996 N NDS8936Dual N-Channel Enhancement M ode Field Effect Transistor
NDS8947 ,Dual P-Channel Enhancement Mode Field Effect Transistor
NDS8947 ,Dual P-Channel Enhancement Mode Field Effect Transistor
NDS8947 ,Dual P-Channel Enhancement Mode Field Effect Transistor
NDS8958 ,Dual N & P-Channel Enhancement Mode Field Effect TransistorElectrical Characteristics (T = 25°C unless otherwise noted)ASymbol Parameter Conditions Type Min T ..
NDS8961 ,Dual N-Channel Enhancement Mode Field Effect TransistorFeatures3.1A, 30V. R = 0.1Ω @ V = 10V SO-8 N-Channel enhancement mode power field ..


MX7824
CMOS, High-Speed, 8-Bit ADC with 4- or 8-Channel Multiplexer
_______________General Description
The MAX154/MAX158 and MX7824/MX7828 are high-
speed, multi-channel analog-to-digital converters
(ADCs). The MAX154 and MX7824 have four analog
input channels, while the MAX158 and MX7828 have
eight channels. Conversion time for all devices is 2.5μs.
The MAX154/MAX158 also feature a 2.5V on-chip refer-
ence, forming a complete high-speed data acquisition
system.
All four converters include a built-in track/hold, eliminat-
ing the need for an external track/hold with many input
signals. The analog input range is 0V to +5V, although
the ADC operates from a single +5V supply.
Microprocessor interfaces are simplified by the ADC’s
ability to appear as a memory location or I/O port without
the need for external logic. The data outputs use latched,
three-state buffer circuitry to allow direct connection to a
microprocessor data bus or system input port.
The MX7824 and MX7828 are pin compatible with
Analog Devices’ AD7824 and AD7828. The MAX154
and MAX158, which feature internal references, are also
compatible with these products.
________________________Applications

Digital Signal Processing
High-Speed Data Acquisition
Telecommunications
High-Speed Servo Control
Audio Instrumentation
____________________________Features
One-Chip Data Acquisition SystemFour or Eight Analog Input Channels2.5μs per Channel Conversion TimeInternal 2.5V Reference (MAX154/MAX158 only)Built-In Track/Hold Function1/2LSB Error SpecificationSingle +5V Supply OperationNo External ClockNew Space-Saving SSOP Package
______________Ordering Information
CMOS, High-Speed, 8-Bit ADCs ith Multiplexer
________________________________________________________________Maxim Integrated Products1

VDDAIN1
AIN2
AIN3
AIN4
TOP VIEW
DB7
( ) ARE FOR MAX154/MAX158 ONLY.
DB6
DB5
DB4DB2
DB1
DB0
TP (REF OUT)
RDY
VREF+
VREF-GND
INT
DB3
DIP/SO/SSOP

MAX154
MX7824
AIN7
AIN8
VDDAIN3
AIN4
AIN5
AIN6
DB7
DB6DB0
TP (REF OUT)
AIN1
AIN2
DB5
DB4
RDYRD
DB3
DB2
DB1
DIP/SO/SSOP

MAX158
MX7828
VREF+
VREF-GND
INT
__________________________________________________________Pin Configurations
Call toll free 1-800-998-8800 for free samples or literature.

19-0255; Rev 2; 4/94
PART
MX7824LN

MX7824KN
MX7824LCWG0°C to +70°C
0°C to +70°C
0°C to +70°C
TEMP. RANGEPIN-PACKAGE

24 Narrow
Plastic DIP
24 Narrow
Plastic DIP
24 Wide SO
MX7824KCWG
MX7824LCAG
MX7824KCAG0°C to +70°C
0°C to +70°C
0°C to +70°C24 Wide SO
24 SSOP
24 SSOP
Ordering Information continued on last page.
ERROR
(LSB)

±1/2
±1/2
±1/2
OS, High-Speed, 8-Bit ADCs ith Multiplexer_______________________________________________________________________________________ABSOLUTE MAXIMUM RATINGS
ELECTRICAL CHARACTERISTICS

(VDD= +5V, VREF+ = +5V, VREF- = GND, Mode 0, TA= TMINto TMAX, unless otherwise noted.)
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
Supply Voltage, VDD to GND........................................0V, +10V
Voltage at Any Other Pins......................GND - 0.3V, VDD+ 0.3V
Output Current (REF OUT)..................................................30mA
Power Dissipation (any package) to +75°C ....................450mW
Derate above +25°C by..............................................6mW/°C
Operating Temperature Ranges
MX7824, MX7828
KN/LN/KCW_/LCW_............................................0°C to +70°C
BQ/CQ.............................................................-40°C to +85°C
TQ/UQ............................................................-55°C to +125°C
Storage Temperature Range.............................-65°C to +160°C
Lead Temperature (soldering, 10sec).............................+300°C
Input Capacitance (Note 4)CIN58pF
Input Low VoltageVINL0.8V
Input High CurrentIINH1μA
Input Low CurrentIINL-1μA
Analog Input CurrentIAIN±3μA
Slew Rate, TrackingSR0.70.157V/μs
Input High VoltageVINH2.4V
Any channel, AIN = 0V to 5V
Output NoiseeN200μV/rms
Capacitive Load0.01μF
Analog Input Voltage RangeAINRVREF-VREF+V
Analog Input CapacitanceCAIN45pFMAX15_B, MX782_K/B/T
PARAMETERSYMBOLMINTYPMAXUNITS

Channel to Channel Mismatch±1/4LSB
No Missing Codes Resolution8Bits
Total Unadjusted Error (Note 1)±1/2LSB
Reference Resistance14kΩ
VREF+ Input Voltage RangeVREF-VDDV
VREF- Input Voltage RangeGNDVREF+V
Resolution8Bits
Output VoltageREF OUT2.472.502.53V
Load Regulation-6-10mV
Power-Supply Sensitivity±1±3mV7070Temperature Drift (Note 3)100
ppm/°C
CONDITIONS
= +25°C= 0mA to 10mA, TA= +25°C
MAX15_A, MX782_L/C/U
VDD±5%, TA= +25°C
MAX15_C
MAX15_E
MAX15_M
ACCURACY
REFERENCE INPUT
REFERENCE OUTPUT—MAX154/MAX158 Only(Note 2)
ANALOG INPUT
LOGIC INPUTS (–R—D–, –C—S–, A0, A1, A2)
ELECTRICAL CHARACTERISTICS
(VDD= +5V, VREF+ = +5V, VREF- = GND, Mode 0, TA= TMINto TMAX, unless otherwise noted.)
TIMING CHARACTERISTICS (Note 5)

(VDD= +5V, VREF+ = +5V, VREF- = GND, Mode 0, TA= TMINto TMAX, unless otherwise noted.)
Note 1:
Total unadjusted error includes offset, full-scale, and linearity errors.
Note 2:
Specified with no external load unless otherwise noted.
Note 3:
Temperature drift is defined as change in output voltage from +25°C to TMINor TMAXdivided by (25 - TMIN) or (TMAX- 25).
Note 4:
Guaranteed by design.
Note 5:
All input control signals are specified with tR= tF= 20ns (10% to 90% of +5V) and timed from a 1.6V voltage level.
Note 6:
Measured with load circuits of Figure 1 and defined as the time required for an output to cross 0.8V or 2.4V.
Note 7:
Defined as the time required for the data lines to change 0.5V when loaded with the circuits of Figure 2.
CMOS, High-Speed, 8-Bit ADCs ith Multiplexer
_______________________________________________________________________________________3

(Note 6)
(Note 6)= 50pF, RL= 5kΩ
(Note 7)= 50pF
CONDITIONS
60tDHData Hold Time4075tINTH–R—D–to –I—N—T–Delay (Mode 1)0tCSH0tCSS–C—S–to –R—D–Setup TimeC—S–to –R—D–Hold Time2050tACC2Data Access Time
After –I—N—T–, Mode 085tACC1Data Access Time After –R—D–μs1.62.0tCRDConversion Time (Mode 0)3040tRDY–C—S–to RDY Delay0tASMultiplexer Address
Setup Time30tAHMultiplexer Address
Hold Time
UNITSTA= +25°CSYMBOLPARAMETER
500tPDelay Time
Between Conversions500
MAX15_ _C/E
MX782_K/L/B/C
MAX15_ _M
MX782_T/U
MINMAXMINMAXMINTYPMAX60600tRD–R—D–Pulse Width (Mode 1)8050080400
DB0–DB7, –I—N—T–; IOUT= -360μAC—S–= –R—D–= 2.4V
5V ±5% for specified performance
DB0–DB7, RDY; VOUT= 0V to VDD
VDD= ±5%
CONDITIONS

LSB±1/16±1/4PSSPower-Supply Sensitivity4.0VOHOutput High Voltage2575Power Dissipation15IDDSupply Current4.755.25VDDSupply Voltage±3Three-State Output Current58COUTOutput Capacitance (Note 4)
UNITSMINTYPMAXSYMBOLPARAMETER

DB0–DB7, –I—N—T–; RDY0.4V0.4VOLOutput Low VoltageIOUT= 1.6mA
IOUT= 2.6mA
LOGIC OUTPUTS
POWER SUPPLY
OS, High-Speed, 8-Bit ADCs ith Multiplexer_________________________________________________________________________________________________________________________________Typical Operating Characteristics
(TA = +25°C, unless otherwise noted.)
REFERENCE TEMPERATURE
DRIFT (MAX154/MAX158 ONLY)
MX7824/28-1
AMBIENT TEMPERATURE (°C)
T V
(V
OUTPUT CURRENT
vs. TEMPERATURE
MX7824/28-2
AMBIENT TEMPERATURE (°C)
(m
VDD = 5V
ISOURCE VOUT = 2.4V
ISINK VOUT = 0.4V
ACCURACY vs. DELAY BETWEEN
CONVERSIONS (tp)
MX7824/28-3
tp (ns)
ITY
(L
VDD = 5V
VREF = 5V
ACCURACY vs. VREF
(VREF = VREF+ - VREF-)
X7824/28-4
VREF (V)
LIN
(LS412
VDD = 5V
100pF
DGND
DBN
a. High-Z to VOHb. High-Z to VOL
DBN
+5V
DGND
100pF3k
10pF
DGND
DBN
a. VOH to High-Zb. VOL to High-Z
DBN
+5V
DGND
10pF
POWER-SUPPLY CURRENT vs. TEMPERATURE
(NOT INCLUDING REFERENCE LADDER)
X7824/28-5
AMBIENT TEMPERATURE (°C)
T (m100-500
VDD = 5.25V
VDD = 5V
VDD = 4.75V
Figure 1. Load Circuits for Data-Access Time TestFigure 2. Load Circuits for Data-Hold Time Test
CMOS, High-Speed, 8-Bit ADCs ith Multiplexer
_______________________________________________________________________________________5

Reference Output (2.5V) for MAX154.
Test point for MX7824. Do not connect.
REF OUT5
Three-State Data Output, bit 0 (LSB)DBO6
Three-State Data Output, bit 1DB17
Analog Input Channel 1AIN14
Analog Input Channel 2AIN23
PIN

Analog Input Channel 3AIN32
Analog Input Channel 4AIN41
FUNCTIONNAME
_____________________________________________________________Pin Descriptions

Three-State Data Output, bit 2DB28
Three-State Data Output, bit 3DB39
Read Input. –R—D–controls conversions
and data access. See Digital Interface
section.R—D–10
Three-State Data Output, bit 7 (MSB)DB720
GroundGND12
Lower Limit of Reference Span. Sets
the zero-code voltage.
Range: GND toVREF+.
VREF-13
Interrupt Output. INTgoing low indi-
cates the completion of a conversion.
See Digital Interfacesection.
INT11
Chip-Select Input. –C—S–must be low for
the device to be selected.C—S–16
Three-State Data Output, bit 4DB417
Three-State Data Output, bit 5DB518
Three-State Data Output, bit 6DB619
Interrupt Output. INTgoing low indi-
cates the completion of a conversion.
See Digital Interfacesection.
INT13
GroundGND14
Analog Input Channel 2AIN25
Analog Input Channel 1AIN16
Reference Output (2.5V) for MAX158.
Test point for MX7828. Do not connect.
REF OUT7
Analog Input Channel 3AIN34
Analog Input Channel 4AIN43
PIN

Analog Input Channel 5AIN52
Analog Input Channel 6AIN61
FUNCTIONNAME

Three-State Data Output, bit 0 (LSB)DB08
Three-State Data Output, bit 1DB19
Three-State Data Output, bit 2DB210
Three-State Data Output, bit 3DB311
Lower Limit of Reference Span. Sets
the zero-code voltage.
Range: GND toVREF+.
VREF-15
Read Input.–R—D–controls conversions
and data access. See Digital Interface
section.R—D–12
Ready Output. Open-drain output with
no active pull-up device. Goes low
when –C—S–goes low and high imped-
ance at the end of a conversion.
RDY17
Power-Supply Voltage, +5VVDD26
Channel Address 2 InputA223
Channel Address 1 InputA124
Channel Address 0 InputA025
Upper Limit of Reference Span. Sets
the full-scale input voltage.
Range: VREF- to VDD.
VREF+14
Ready Output. Open-drain output with
no active pull-up device. Goes low
when –C—S–goes low and high imped-
ance at the end of a conversion.
RDY15
Power-Supply Voltage, +5VVDD24
Channel Address 1 InputA121
Channel Address 0 InputA022
No ConnectNC23
Three-State Data Output, bit 7 (MSB)DB722
Chip-Select Input. –C—S–must be low for
the device to be selected.C—S–18
Three-State Data Output, bit 4DB419
Three-State Data Output, bit 5DB520
Three-State Data Output, bit 6DB621
Analog Input Channel 8AIN827
Analog Input Channel 7AIN728
Upper Limit of Reference Span. Sets
the full-scale input voltage.
Range: VREF- to VDD.
VREF+16
MAX154
MX7824
MAX158
MX7828
OS, High-Speed, 8-Bit ADCs ith Multiplexer______________________________________________________________________________________________________Detailed Description
Converter Operation

The MAX154/MAX158 and MX7824/MX7828 use what is
commonly called a “half-flash” conversion technique
(Figure 3). Two 4-bit flash ADC sections are used to
achieve an 8-bit result. Using 15 comparators, the
upper 4-bit MS (most significant) flash ADC compares
the unknown input voltage to the reference ladder and
provides the upper four data bits.
An internal DAC uses the MS bits to generate an analog
signal from the first flash conversion. A residue voltage
representing the difference between the unknown input
and the DAC voltage is then compared to the reference
ladder by 15 LS (least significant) flash comparators to
obtain the lower four output bits.
Operating Sequence

The operating sequence is shown in Figure 4. A con-
version is initiated by a falling edge of RDand CS. The
comparator inputs track the analog input voltage for
approximately 1μs. After this first cycle, the MS flash
result is latched into the output buffers and the LS con-
version begins. INTgoes low approximately 600ns
later, indicating the end of the conversion, and that the
lower four bits are latched into the output buffers. The
data can then be accessed using the CSand RD
inputs.
___________________Digital Interface

The MAX154/MAX158 and MX7824/MX7828 use only
Chip Select (CS) and Read (RD) as control inputs. A
READ operation, taking CSand RDlow, latches the mul-
tiplexer address inputs and starts a conversion (Table 1).
There are two interface modes, which are determined
by the length of the RDinput. Mode 0, implemented by
keeping RDlow until the conversion ends, is designed
for microprocessors that can be forced into a WAIT
state. In this mode, a conversion is started with a READ
operation (taking CSand RDlow), and data is read
when the conversion ends. Mode 1, on the other hand,
4-BIT
DAC
THREE-
STATE
DRIVERS
ADDRESS
LATCH
DECODE
4-BIT
FLASH
ADC
(4LSB)
4-BIT
FLASH
ADC
(4MSB)
2.5V
REFTIMING AND CONTROL
CIRCUITRY
MUX*
VREF+
VREF+*MAX154/MX7824 – 4-Channel Mux
MAX158/MX7828 – 8-Channel Mux
** REF OUT on MAX154/MAX158 onlyA2RDYCSRD
AIN1
AIN4
AIN8
REF OUT**
VREF-
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
INT
MAX154/MX7824A0
MAX158/MX7828A1A0
SELECTED
CHANNEL
010100011011
AIN1
AIN2
AIN3
AIN4
Figure 3. Functional Diagram
Table 1. Truth Table for Input Channel
Selection
00011011
AIN5
AIN6
AIN7
AIN8
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED