MC74HCT273ADWR2 ,Octal D-Type Flip-FlopMaximum Ratings are those values beyond which damage to the device may occur.Functional operation s ..
MC74HCT273ADWR2 ,Octal D-Type Flip-FlopMAXIMUM RATINGS*ÎÎÎÎÎÎ Symbol ParameterÎÎÎÎÎ ValueÎÎÎ UnitThis device contains protectioncircuitry ..
MC74HCT273ADWR2 ,Octal D-Type Flip-FlopELECTRICAL CHARACTERISTICS (V = 5.0 V ± 10%, C = 50 pF, Input t = t = 6.0 ns)CC L r fÎÎÎÎÎÎ Guarant ..
MC74HCT273ADWR2 ,Octal D-Type Flip-FlopHigh–Performance Silicon–Gate CMOSMARKINGThe MC74HCT273A may be used as a level converter forDIAGRA ..
MC74HCT273AN ,Octal D-Type Flip-FlopMAXIMUM RATINGS*Symbol Parameter Value UnitThis device contains protectionÎÎÎcircuitry to guard aga ..
MC74HCT373A ,Octal LatchMAXIMUM RATINGS*ÎÎÎÎÎÎ Symbol ParameterÎÎÎÎÎ ValueÎÎÎ UnitThis device contains protectioncircuitry ..
MD7IC2755NR1 , RF LDMOS Wideband Integrated Power Amplifiers
MD7P19130HSR3 , RF Power Field Effect Transistors
MD80C51 , CMOS 0 to 44 MHz Single-Chip 8 Bit Microcontroller
MD80C51BH , CMOS SINGLE - CHIP 8-BIT MICROCOMPUTER 64K program Memory Space
MD80C86 ,CMOS 16-Bit Microprocessor
MD80C86/B ,CMOS 16-Bit Microprocessor
MC74HCT273A-MC74HCT273ADWR2
Octal D-Type Flip-Flop
--#!-- !!"!
High–Performance Silicon–Gate CMOSThe MC74HCT273A may be used as a level converter for
interfacing TTL or NMOS outputs to High–Speed CMOS inputs.
The HCT273A is identical in pinout to the LS273.
This device consists of eight D flip–flops with common Clock and
Reset inputs. Each flip–flop is loaded with a low–to–high transition of
the Clock input. Reset is asynchronous and active low. Output Drive Capability: 10 LSTTL Loads TTL/NMOS Compatible Input Levels Outputs Directly Interface to CMOS, NMOS and TTL Operating V oltage Range: 4.5 to 5.5 V Low Input Current: 1.0 μA In Compliance with the Requirements Defined by JEDEC Standard
No. 7A Chip Complexity: 284 FETs or 71 Equivalent Gates
LOGIC DIAGRAMDATA
INPUTSCLOCK18RESET
PIN 20 = VCC
PIN 10 = GND
NONINVERTING
OUTPUTS
FUNCTION TABLEX = Don’t Care
Z = High Impedance
http://
MARKING
DIAGRAMS = Assembly Location = Wafer Lot = Year = Work Week
SOIC WIDE–20
DW SUFFIX
CASE 751D
PDIP–20
N SUFFIX
CASE 738
ORDERING INFORMATION
PIN ASSIGNMENTRESET
GND
VCC
CLOCK
