MC74ACT259N ,8-Bit Addressable Latch * * ** 8-BITADDRESSABLEThe MC74AC259/74ACT259 is a high-speed 8-bit addressable latch designed for ..
MC74ACT273 ,Octal D Flip-Flop Compatible-Input3MC74AC273, MC74ACT273AC CHARACTERISTICS (For Figures and Waveforms – See Section 3 of the ON Semic ..
MC74ACT273DW ,Octal D Flip-Flop Compatible-InputLOGIC DIAGRAMD D D D D D D D0 1 2 3 4 5 6 7CPD Q D Q D Q D Q D Q D Q D Q D QCP CP CP CP CP CP CP CP ..
MC74ACT273DWR2 ,Octal D Flip-Flop Compatible-Inputsetup time before the LOW–to–HIGH clock transition, is transferredto the corresponding flip–flop’s ..
MC74ACT273DWR2 ,Octal D Flip-Flop Compatible-InputMC74AC273, MC74ACT273Octal D Flip-FlopThe MC74AC273/74ACT273 has eight edge-triggered D–typeflip–fl ..
MC74ACT273DWR2 ,Octal D Flip-Flop Compatible-InputMAXIMUM RATINGS*Symbol Parameter Value UnitV DC Supply Voltage (Referenced to GND) –0.5 to +7.0 VCC ..
MCP6002-I/MS , 1 MHz Bandwidth Low Power Op Amp
MCP6002I/SN , 1 MHz Bandwidth Low Power Op Amp
MCP6002I/SN , 1 MHz Bandwidth Low Power Op Amp
MCP6002-I/SN , 1 MHz Bandwidth Low Power Op Amp
MCP6002-I/SN , 1 MHz Bandwidth Low Power Op Amp
MCP6002-I/SN , 1 MHz Bandwidth Low Power Op Amp
MC74ACT259D-MC74ACT259N
8-Bit Addressable Latch
-The MC74AC259/74ACT259 is a high-speed 8-bit addressable latch designed for
general purpose storage applications in digital systems. It is a multifunctional device
capable of storing single line data in eight addressable latches, and also a 1-of-8
decoder and demultiplexer with active HIGH outputs. The device also incorporates
an active LOW Common Clear for resetting all latches, as well as an active LOW
Enable. It is functionally identical to the ALS259 8-bit addressable latch. Serial-to-Parallel Conversion Eight Bits of Storage with Output of Each Bit Available Random (Addressable) Data Entry Active High Demultiplexing or Decoding Capability Easily Expandable Common Clear
FUNCTIONAL DESCRIPTIONThe MC74AC259/74ACT259 has four modes of operation as shown in the Mode
Selection Table. In the addressable latch mode, data on the Data line (D) is written
into the addressed latch. The addressed latch will follow the data input with all non-
addressed latches remaining in their previous states in the memory mode. All latches
remain in their previous state and are unaffected by the Data or Address inputs.
In the one-of-eight decoding or demultiplexing mode, the addressed output will
follow the state of the D input with all other outputs in the LOW state. In the clear
mode all outputs are LOW and unaffected by the address and data inputs. When
operating the MC74AC/ACT259 as an addressable latch, changing more than one
bit of the address could impose a transient wrong address. Therefore, this should
only be done while in the memory mode. The Mode Select Function Table
summarizes the operations of the MC74AC/ACT259.
LOGIC SYMBOLVCC E D Q7 Q6 Q5 Q4 A1 A2 Q0 Q1 Q2 Q3 GND
