MC10H645FNR2 ,1:9 TTL Clock Driver2MC10H645TTL DC CHARACTERISTICS (VT = VE = 5.0 V ±5%)0°C 25°C 85°CSymbol Characteristic Min Max Min ..
MC10H646 ,PECL/TTL-TTL 1:8 Distribution Chip
MC10H646 ,PECL/TTL-TTL 1:8 Distribution Chip
MC10H646 ,PECL/TTL-TTL 1:8 Distribution Chip
MC10H646FN ,PECL/TTL-TTL 1:8 Distribution Chipfeatures of an ECL device make itrequirement stems only from the speed performance aspectideal for ..
MC10H646FNR2 ,PECL/TTL-TTL 1:8 Distribution Chip
MC44BC374CD ,PLL Tuned UHF and VHF Audio/Video High Integration Modulatorfeatures:• No external varicaps diodes/inductor or tuned components Channel 21-69 UHF operation V ..
MC44BC374CDTB ,PLL Tuned UHF and VHF Audio/Video High Integration Modulatorblock diagram of the MC44BC373C/4C device.The MC44BC373C/4C device has three main sections:21. A hi ..
MC44BC374CDTBR2 , PLL Tuned UHF and VHF Audio/Video High Integration Modulator
MC44BC374CDTBR2 , PLL Tuned UHF and VHF Audio/Video High Integration Modulator
MC44BC374CDTBR2 , PLL Tuned UHF and VHF Audio/Video High Integration Modulator
MC44BC374T1D ,PLL Tuned PAL/NTSC UHF and VHF Audio/ Video High Integration Modulator ICblock diagram of the MC44BC374T1device.The MC44BC374T1 device has three main sections:21. A high sp ..
MC10H645FN-MC10H645FNR2
1:9 TTL Clock Driver
---The MC10H645 is a single supply, low skew, TTL I/O 1:9 Clock
Driver. Devices in the Motorola H600 clock driver family utiize the
28–lead PLCC for optimal power and signal pin placement.
The device features a 24mA TTL ouput stage with AC performance
specified into a 50pF load capacitance. A 2:1 input mux is provided on
chip to allow for distributing both system and diagnostic clock signals
or designing clock redundancy into a system. With the SEL input held
LOW the DO input will be selected, while the D1 input is selected
when the SEL input is forced HIGH. Low Skew Typically 0.65ns Within Device Guaranteed Skew Spec 1.25ns Part–to–Part Input Clock Muxing Differential ECL Internal Design Single Supply Extra TTL and ECL Power/Ground Pins
PIN NAMES
LOGIC DIAGRAM
Pinout: 28–Lead PLCC (Top View) Q6 VT Q7 VT Q8 GT VT Q1 VT Q0 GT
SEL
TTL Inputs
TTL Outputs NC
SEL
http://
ORDERING INFORMATION
MARKING
DIAGRAM = Assembly Location = Wafer Lot = Year = Work Week
PLCC–28
FN SUFFIX
CASE 776
