MC100EL33DR2 ,5V ECL Divide by 4 Divider2MC10EL33, MC100EL33Table 4. 10EL SERIES NECL DC CHARACTERISTICS V = 0.0 V; V = −5.0 V (Note 4)CC E ..
MC100EL34 ,5V ECL Divide by 2, Divide by 4, Divide by 8 Clock Generation Chip3AN1672/DSection 2: Translation from Different ECL Operating Mode Drivers to Non ECL ReceiversThe f ..
MC100EL34D ,5V ECL Divide by 2, Divide by 4, Divide by 8 Clock Generation Chiphttp://onsemi.com3MC10EL34, MC100EL34Table 5. 10EL SERIES PECL DC CHARACTERISTICS V = 5.0 V; V = 0 ..
MC100EL34DG , 5V ECL ÷2, ÷4, ÷8 Clock Generation Chip
MC100EL34DR2 ,5V ECL Divide by 2, Divide by 4, Divide by 8 Clock Generation Chipfeatures of an ECL device make itrequirement stems only from the speed performance aspectideal for ..
MC100EL34DR2G , 5V ECL ÷2, ÷4, ÷8 Clock Generation Chip
MC33063ADR ,1.5-A Boost/Buck/Inverting Switching RegulatorSample & Support &Product Tools &TechnicalCommunityBuyFolder Documents SoftwareMC33063A,MC34063ASLL ..
MC33063ADR2 ,1.5A, Step-Up/Down/Inverting Switching RegulatorMOTOROLA'llil- SEMICONDUCTOR IlllililMl-ll-llllMlill-llllrlll-llt+lltlllllllMlllllllll-APPLICATION ..
MC33063ADRE4 ,1.5-A Peak Boost/Buck/Inverting Switching Regulator 8-SOIC -40 to 85Maximum Ratings.. 411 Layout.... 177.2 ESD Ratings........ 411.1 Layout Guidelines.... 177.3 Recomm ..
MC33063ADRG4 ,1.5-A Peak Boost/Buck/Inverting Switching Regulator 8-SOIC -40 to 85Maximum Ratings may cause permanent damage to the device. These are stress ratingsonly, and functio ..
MC33063ADRJR ,1.5-A PEAK BOOST/BUCK/INVERTING SWITCHING REGULATORSElectrical Characteristics—Total Device. 512.4 Glossary. 187.9 Typical Characteristics. 613 Mechani ..
MC33063ADRJRG4 ,1.5-A Peak Boost/Buck/Inverting Switching Regulator 8-SON -40 to 85 SLLS636N–DECEMBER 2004–REVISED JANUARY 20156 Pin Configuration and FunctionsD (SOIC) OR P (PDIP) P ..
MC100EL33DR2
5V ECL Divide by 4 Divider
MC10EL33, MC100EL33
5V�ECL ÷4 Divider
The MC10EL/100EL33 is an integrated ÷4 divider. The differential
clock inputs and the VBB allow a differential, single-ended or AC coupled
interface to the device. The VBB pin, an internally generated voltage
supply, is available to this device only. For single-ended input conditions,
the unused differential input is connected to VBB as a switching reference
voltage. VBB may also rebias AC coupled inputs. When used, decouple
VBB and VCC via a 0.01 �F capacitor and limit current sourcing or sinking
to 0.5 mA. When not used, VBB should be left open.
The reset pin is asynchronous and is asserted on the rising edge. Upon
power-up, the internal flip-flops will attain a random state; the reset allows
for the synchronization of multiple EL33’s in a system.
The 100 Series contains temperature compensation. 650 ps Propagation Delay 4.0 GHz Toggle Frequency ESD Protection: Human Body Model; > 1 kV,
Machine Model; > 100 V PECL Mode Operating Range: VCC = 4.2 V to 5.7 V with VEE = 0 V NECL Mode Operating Range: VCC = 0 V with VEE = −4.2 V to −5.7 V Internal Input Pulldown Resistors on CLK(s) and R. Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test Moisture Sensitivity Level 1
For Additional Information, see Application Note AND8003/D Flammability Rating: UL 94 V−0 @ 0.125 in,
Oxygen Index: 28 to 34 Transistor Count = 95 devices
Figure 1. Logic Diagram and Pinout AssignmentVEE
VCCCLK
VBB
Reset
CLK
Table 1. PIN DESCRIPTION
