IC Phoenix
 
Home ›  MM64 > MAX5541CSA+-MAX5541ESA+-MAX5541ESA+T,Low-Cost, +5V, Serial-Input, Voltage-Output, 16-Bit DAC
MAX5541CSA+-MAX5541ESA+-MAX5541ESA+T Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
MAX5541CSA+ |MAX5541CSAMAXIMN/a1411avaiLow-Cost, +5V, Serial-Input, Voltage-Output, 16-Bit DAC
MAX5541CSA+ |MAX5541CSAMAXN/a308avaiLow-Cost, +5V, Serial-Input, Voltage-Output, 16-Bit DAC
MAX5541ESA+ |MAX5541ESAMAXIMN/a260avaiLow-Cost, +5V, Serial-Input, Voltage-Output, 16-Bit DAC
MAX5541ESA+T |MAX5541ESATMAXIMN/a4950avaiLow-Cost, +5V, Serial-Input, Voltage-Output, 16-Bit DAC
MAX5541ESA+T |MAX5541ESATMAXN/a2000avaiLow-Cost, +5V, Serial-Input, Voltage-Output, 16-Bit DAC


MAX5541ESA+T ,Low-Cost, +5V, Serial-Input, Voltage-Output, 16-Bit DACFeatures♦ Full 16-Bit Performance Without AdjustmentsThe MAX5541 serial-input, voltage-output, 16-b ..
MAX5541ESA+T ,Low-Cost, +5V, Serial-Input, Voltage-Output, 16-Bit DACApplications Ordering InformationHigh-Resolution Offset and Gain AdjustmentPART TEMP RANGE PIN-PACK ..
MAX5544CSA ,Low-Cost / +5V / Serial-Input / Voltage-Output / 14-Bit DACApplicationsOrdering InformationHigh-Resolution Offset and Gain AdjustmentPART TEMP. RANGE PIN-PACK ..
MAX5544ESA ,Low-Cost / +5V / Serial-Input / Voltage-Output / 14-Bit DACELECTRICAL CHARACTERISTICS(V = +5V ±5%, V = +2.5V, V = V = 0, T = T to T , unless otherwise noted. ..
MAX5550ETE ,Dual, 10-Bit, Programmable, 30mA High-Output-Current DACApplicationsM AX5550E TE 16 Thin Q FN- E P * T1633F-3 ACZPIN Diode Biasing *EP = Exposed paddle. ..
MAX5550ETE+ ,Dual, 10-Bit, Programmable, 30mA High-Output-Current DACELECTRICAL CHARACTERISTICS(V = +2.7V to +5.25V, GND = 0, V = +1.25V, internal reference, R = 20kΩ ; ..
MAZ3091-L ,Silicon planar typeElectrical characteristics within part numbers T = 25°Ca•V = 2.0 V to 8.2 V (I = 5 mA)Z ZTemperatu ..
MAZ3200 ,Small-signal deviceElectrical characteristics within part numbers T = 25°Ca• V = 2.0 V to 8.2 V (I = 5 mA)Z ZTemperat ..
MAZ3200-M ,Silicon planar typeZener DiodesMAZ3000 SeriesSilicon planar typeUnit : mm+ 0.22.8 − 0.3For stabilization of power supp ..
MAZ8024 ,Small-signal deviceelectrical characteristicswithin part numbersReverse current I V Specified value µ AR R*3Temperatur ..
MAZ8027-H ,Silicon planar typeElectrical characteristics within part numbers T = 25°CaTemperaturecoefficient ofZener voltage Rev ..
MAZ8027-L ,Silicon planar typeElectrical Characteristics T = 25°CaParameter Symbol Conditions Min Typ Max UnitForward voltage V ..


MAX5541CSA+-MAX5541ESA+-MAX5541ESA+T
Low-Cost, +5V, Serial-Input, Voltage-Output, 16-Bit DAC
General Description
The MAX5541 serial-input, voltage-output, 16-bit monoto-
nic digital-to-analog converter (DAC) operates from a
single +5V supply. The DAC output is unbuffered, result-
ing in a low 0.3mA supply current and low 1LSB offset
error. The DAC output range is 0V to VREF. The DAC
latch accepts a 16-bit serial word. A power-on reset
(POR) circuit clears the DAC output to 0V (unipolar
mode) when power is initially applied.
The 10MHz 3-wire serial interface is SPI™/QSPI™/
MICROWIRE™-compatible and interfaces directly with
optocouplers for applications requiring isolation. The
MAX5541 is available in an 8-pin SO package. For the
1LSB (max) INL version, refer to the MAX541 data sheet.
Applications

High-Resolution Offset and Gain Adjustment
Industrial Process Control
Automated Test Equipment
Data Acquisition Systems
Features
Full 16-Bit Performance Without Adjustments+5V Single-Supply OperationLow Power: 1.5mW1µs Settling Time Unbuffered Voltage Output Directly Drives 60kΩ
Loads
SPI/QSPI/MICROWIRE-Compatible Serial InterfacePower-On Reset Circuit Clears DAC Output to 0V
(unipolar mode)
Schmitt Trigger Inputs for Direct Optocoupler
Interface
Choose MAX541 as a 1LSB (max) INL Upgrade to
the MAX5541
MAX5541
Low-Cost, +5V, Serial-Input,
Voltage-Output, 16-Bit DAC

TOP VIEW
DINREF
SCLKCS
VDD
DGNDAGND
OUT
MAX5541
Pin Configuration

16-BIT DAC
16-BIT DATA LATCH
SERIAL INPUT REGISTER
CONTROL
LOGIC
MAX5541
REF
DIN
SCLK
AGND
OUT
VDD
DGND
Functional Diagram

19-1572; Rev 2; 6/02
PART

MAX5541CSA
MAX5541ESA-40°C to +85°C
0°C to +70°C
TEMP RANGEPIN-PACKAGE

8 SO
8 SO
Ordering Information

SPI and QSPI are trademarks of Motorola, Inc.
MICROWIREis a trademark of National Semiconductor Corp.
MAX5541
Low-Cost, +5V, Serial-Input,
Voltage-Output, 16-Bit DAC
ABSOLUTE MAXIMUM RATINGS
ELECTRICAL CHARACTERISTICS

(VDD= +5V ±5%, VREF= +2.5V, VAGND= VDGND= 0, TA= TMINto TMAX, unless otherwise noted. Typical values are at TA= +25°C.)
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
VDDto DGND............................................................-0.3V to +6V
CS, SCLK, DIN to DGND..........................................-0.3V to +6V
REF to AGND, DGND..................................-0.3V to (VDD+0.3V)
AGND to DGND.....................................................-0.3V to +0.3V
OUT to AGND, DGND..............................................-0.3V to VDD
Maximum Current into Any Pin............................................50mA
Continuous Power Dissipation (TA= +70°C)
8-Pin SO (derate 5.88mW/°C above +70°C)................471mW
Operating Temperature Ranges
MAX5541CSA.....................................................0°C to +70°C
MAX5541ESA..................................................-40°C to +85°C
Junction Temperature......................................................+150°C
Storage Temperature Range.............................-65°C to +150°C
Lead Temperature (soldering, 10s)................................+300°C
(Note 5)
(Note 4)
4.75V ≤VDD≤5.25V= TMINto TMAX= +25°C= TMINto TMAX= +25°C= TMINto TMAX
(Note 3)
CONDITIONS
11.5RREFReference Input Resistance 2.03.0VREFReference Input Range
PSRPower-Supply RejectionLSB±1.0
ROUTDAC Output ResistancekΩ6.25
Bits16NResolution
ppm/°C±0.1Gain-Error Tempco
LSB±10Gain Error (Note 2)±5
ppm/°C±0.05ZSTCZero-Code Tempco
LSBINLIntegral Nonlinearity±4±16Zero-Code Offset Error
UNITSMINTYPMAXSYMBOLPARAMETER

ZSELSB
To ±1/2LSB of FS, CL= 10pF1µsOutput Settling Time
VDD= 5V (Note 1)
Guaranteed monotonicBits±0.5±1.0DNLDifferential Nonlinearity= 10pF (Note 6)25V/µsSRVoltage Output Slew-Rate
Major-carry transition10nVsDAC Glitch Impulse
Code = 0000 hex, CS= VDD,
SCLK = VDIN= 0 to VDDlevels10nVsDigital Feedthrough
Code = FFFF hex1MHzBWReference -3dB Bandwidth
DYNAMIC PERFORMANCE—REFERENCE SECTION

Code = 0000 hex, VREF= 1VP-Pat 100kHz1mVP-PReference FeedthroughdBSNRSignal-to-Noise Ratio
Code = 0000 hex75pFCINReference Input Capacitance
STATIC PERFORMANCE—ANALOG SECTION (RL
= ∞)
REFERENCE INPUT
DYNAMIC PERFORMANCE—ANALOG SECTION (RL
= ∞)
Code = FFFF hex120
MAX5541
Low-Cost, +5V, Serial-Input,
Voltage-Output, 16-Bit DAC
ELECTRICAL CHARACTERISTICS (continued)

(VDD= +5V ±5%, VREF= +2.5V, VAGND= VDGND= 0, TA= TMINto TMAX, unless otherwise noted. Typical values are at TA= +25°C.)
TIMING CHARACTERISTICS

(VDD= +5V ±5%, VREF= +2.5V, VAGND= VDGND= 0, CMOS inputs, TA= TMINto TMAX, unless otherwise noted.)
Note 1:
Refer to the MAX541 for the 1LSB (max) INL version.
Note 2:
Gain error tested at VREF= +2.0V, +2.5V, and +3.0V.
Note 3:
ROUTtolerance is typically ±20%.
Note 4:
Min/max ranges guaranteed by gain-error test. Operation outside min/max limits will result in degraded performance.
Note 5:
Reference input resistance is code dependent, minimum at 8555 hex.
Note 6:
Slew-rate value is measured from 0% to 63%.
Note 7:
Guaranteed by design. Not production tested.
VIN= 0
(Note 7)
CONDITIONS
1.5PDPower Dissipation0.31.1IDDPositive Supply Current4.755.25VDDPositive Supply Range0.40VHHysteresis Voltage10CINInput Capacitance±1IINInput Current0.8VILInput Low Voltage2.4VIHInput High Voltage
UNITSMINTYPMAXSYMBOLPARAMETER

(Note 7)
CONDITIONS
20VDDHigh to CSLow
(power-up delay)45tCLSCLK Pulse Width Low45tCH
MHz10fCLKSCLK Frequency
SCLK Pulse Width High0tDHDIN to SCLKHigh Hold40tDSDIN to SCLKHigh Setup45tCSS0CSLow to SCLK High Setup45tCSS1CSHigh to SCLKHigh Setup30tCSH0SCLKHigh to CSLow Hold45tCSH1SCLKHigh to CSHigh Hold
UNITSMINTYPMAXSYMBOLPARAMETER

STATICPERFORMANCE—REFERENCE SECTIONSTATIC PERFORMANCE—DIGITAL INPUTS
POWER SUPPLY
MAX5541
Low-Cost, +5V, Serial-Input,
Voltage-Output, 16-Bit DAC
Typical Operating Characteristics

(VDD= +5V, VREF= +2.5V, TA = +25°C, unless otherwise noted.)
MAX5541-01
SUPPLY CURRENT (mA)
SUPPLY CURRENT
vs. TEMPERATURE

TEMPERATURE (°C)
MAX5541-02
SUPPLY CURRENT (mA)
SUPPLY CURRENT
vs. REFERENCE VOLTAGE

REFERENCE VOLTAGE (V)
MAX5541-03
ZERO-CODE OFFSET ERROR (LSB)
ZERO-CODE OFFSET ERROR
vs. TEMPERATURE

TEMPERATURE (°C)
MAX5541-04
INL (LSB)
INTEGRAL NONLINEARITY
vs. TEMPERATURE

TEMPERATURE (°C)
+INL
-INL
-1.0010k20k30k40k50k60k70k
MAX5541-07
INL (LSB)
INTEGRAL NONLINEARITY
vs. CODE

DAC CODE
MAX5541-05
DNL (LSB)
DIFFERENTIAL NONLINEARITY
vs. TEMPERATURE

TEMPERATURE (°C)
+DNL
-DNL
MAX5541-06
GAIN ERROR (LSB)
GAIN ERROR
vs. TEMPERATURE

TEMPERATURE (°C)
-1.0010k20k30k40k50k60k70k
MAX5541-08
DNL (LSB)
DIFFERENTIAL NONLINEARITY
vs. CODE

DAC CODE
12010k20k30k40k50k60k70k
MAX5541-09
REFERENCE CURRENT (µA)
REFERENCE CURRENT
vs. CODE

DAC CODE
MAX5541
Low-Cost, +5V, Serial-Input,
Voltage-Output, 16-Bit DAC

2μs/div
MAJOR-CARRY OUTPUT GLITCH

OUT
AC-COUPLED
100mV/div
5V/div
MAX5541-12
2μs/div
DIGITAL FEEDTHROUGH

CODE = 0000 hex
OUT
AC-COUPLED
50mV/div
SCLK
5V/div
MAX5541-13
Typical Operating Characteristics (continued)

(VDD= +5V, VREF= +2.5V, TA = +25°C, unless otherwise noted.)
Pin Description

+5V Supply VoltageVDD8
Digital GroundDGND7
Serial-Data InputDIN6
Serial-Clock Input. Duty cycle must be between 40% and 60%.SCLK5
Chip-Select InputCS4
Voltage Reference Input. Connect to external +2.5V reference.REF3
Analog GroundAGND2
DAC Output VoltageOUT1
FUNCTIONNAMEPIN

1μs/div
FULL-SCALE STEP RESPONSE
(fSCLK = 10MHz)

MAX5541-10
OUT
500mV/div
CL = 13pF, RL = ∞
400ns/div
FULL-SCALE STEP RESPONSE
(fSCLK = 20MHz)

MAX5541-11
OUT
500mV/div
CL = 13pF, RL = ∞
MAX5541
Low-Cost, +5V, Serial-Input,
Voltage-Output, 16-Bit DAC
------
tCSHOtCHtCSSOtCL
tDH
tDS
tCSH1
tCSS1
SCLK
DIND15 D14D0
Figure 1. Timing Diagram--
SCLK
DIN
MSBLSB
D15D8D7D6D5D4D3D2D1D0
DAC
UPDATED
D14D13D12D11D10D9
Figure 2. 3-Wire Interface Timing Diagram
Detailed Description

The MAX5541 voltage-output, 16-bit digital-to-analog
converter (DAC) offers 16-bit monotonicity with less
than 1LSB differential linearity error. Serial-data transfer
minimizes the number of package pins required.
The MAX5541 is composed of two matched DAC sec-
tions, with a 12-bit inverted R-2R DAC forming the
twelve LSBs and the four MSBs derived from fifteen
identically matched resistors. This architecture allows
the lowest glitch energy to be transferred to the DAC
output on major-carry transitions. It also decreases the
DAC output impedance by a factor of eight compared
to a standard R-2R ladder, allowing unbuffered opera-
tion in medium-load applications. Figure 1 is the Timing
Diagram.
Digital Interface

The MAX5541 digital interface is a standard 3-wire con-
nection compatible with SPI/QSPI/MICROWIRE inter-
faces. The chip-select input (CS) frames the serial data
loading at the data input pin (DIN). Immediately follow-
ing CSs high-to-low transition, the data is shifted
synchronously and latched into the input register on the
rising edge of the serial-clock input (SCLK). After 16
data bits have been loaded into the serial input regis-
ter, it transfers its contents to the DAC latch on CSs
low-to-high transition (Figure 2). Note that if CSdoes
not remain low during the entire sixteen SCLK cycles,
data will be corrupted. In this case, reload the DAC
latch with a new 16-bit word.
External Reference

The MAX5541 operates with external voltage refer-
ences from 2V to 3V. The reference voltage determines
the DACs full-scale output voltage.
Power-On Reset

The MAX5541 has a power-on reset (POR) circuit to set
the DACs output to 0V in unipolar mode when VDDis
first applied. This ensures that unwanted DAC output
voltages will not occur immediately following a system
power-up, such as after power loss. In bipolar mode,
the DAC output is set to -VREF.
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED