IC Phoenix
 
Home ›  MM63 > MAX5432LETA+T-MAX5434LEZT+-MAX5434LEZT+T,32-Tap, Nonvolatile, I²C, Linear, Digital Potentiometers
MAX5432LETA+T-MAX5434LEZT+-MAX5434LEZT+T Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
MAX5432LETA+TN/AN/a2500avai32-Tap, Nonvolatile, I²C, Linear, Digital Potentiometers
MAX5434LEZT+ |MAX5434LEZTMAXIM Pb-freeN/a520avai32-Tap, Nonvolatile, I²C, Linear, Digital Potentiometers
MAX5434LEZT+T |MAX5434LEZTTMAXN/a1349avai32-Tap, Nonvolatile, I²C, Linear, Digital Potentiometers


MAX5432LETA+T ,32-Tap, Nonvolatile, I²C, Linear, Digital Potentiometersapplications requiring a low-temperature-coefficientvariable resistor such as low-drift, programmab ..
MAX5434LEZT+ ,32-Tap, Nonvolatile, I²C, Linear, Digital PotentiometersApplicationsSOT23Mechanical Potentiometer ReplacementTDFNLow-Drift Programmable-Gain AmplifiersVolu ..
MAX5434LEZT+T ,32-Tap, Nonvolatile, I²C, Linear, Digital PotentiometersFeaturesThe MAX5432–MAX5435 nonvolatile, linear-taper, digi-♦ Tiny 3mm x 3mm 8-Pin TDFN and 6-Pin T ..
MAX5437EUD+ ,±15V, 128-Tap, Low-Drift Digital PotentiometersApplicationsMAX5438EUB -40°C to +85°C 10 µMAX 100LCD Screen Contrast AdjustmentMAX5439EUD -40°C to ..
MAX5438EUB+T ,±15V, 128-Tap, Low-Drift Digital PotentiometersFeaturesThe MAX5436–MAX5439 are 128-tap high-voltage (±5V♦ +10V to +30V Single-Supply Operationto ± ..
MAX5439EUD ,+/-15 V, 100 kom, dual, 128-tap, low-drift digital potentiometerApplicationsMAX5438EUB -40°C to +85°C 10 µMAX 100LCD Screen Contrast AdjustmentMAX5439EUD -40°C to ..
MAX998ESA+T ,Single/Dual/Quad, SOT23, Single-Supply, High-Speed, Low-Power ComparatorsFeaturesThe MAX976/MAX978/MAX998 dual/quad/single, high-♦ Single-Supply Operation Down to 2.7Vspeed ..
MAX998EUT+T ,Single/Dual/Quad, SOT23, Single-Supply, High-Speed, Low-Power ComparatorsELECTRICAL CHARACTERISTICS(V = +2.7V to +5.5V, V = 0V, T = -40°C to +85°C, unless otherwise noted. ..
MAX9993ETP+ ,High-Linearity 1700MHz to 2200MHz Down-Conversion Mixer with LO Buffer/SwitchApplicationsOrdering InformationUMTS and 3G Base StationsPART TEMP RANGE PIN-PACKAGEDCS1800 and EDG ..
MAX9993ETP+T ,High-Linearity 1700MHz to 2200MHz Down-Conversion Mixer with LO Buffer/SwitchELECTRICAL CHARACTERISTICS(Typical Operating Circuit, 4.75V < V < 5.75V, -40°C < T < +85°, RF and L ..
MAX9993ETP-T ,High-Linearity 1700MHz to 2200MHz Down- Conversion Mixer with LO Buffer/SwitchApplicationsOrdering InformationUMTS and 3G Base StationsPART TEMP RANGE PIN-PACKAGEDCS1800 and EDG ..
MAX9994ETP+ ,SiGe High-Linearity, 1400MHz to 2200MHz Downconversion Mixer with LO Buffer/SwitchApplicationsUMTS/LTE Base StationsPART TEMP RANGE PIN-PACKAGETD-SCDMA/TD-LTE Base Stations 20 Thin ..


MAX5432LETA+T-MAX5434LEZT+-MAX5434LEZT+T
32-Tap, Nonvolatile, I²C, Linear, Digital Potentiometers
General Description
The MAX5432–MAX5435 nonvolatile, linear-taper, digi-
tal potentiometers perform the function of a mechanical
potentiometer, but replace the mechanics with a simple
2-wire serial interface. Each device performs the same
function as a discrete potentiometer or a variable resis-
tor and has 32 tap points.
The MAX5432–MAX5435 feature an internal, nonvolatile,
electrically erasable programmable read-only memory
(EEPROM) that returns the wiper to its previously stored
position at power-up. The fast-mode I2C-compatible
serial interface allows communication at data rates up to
400kbps, minimizing board space and reducing inter-
connection complexity. Each device is available with
multiple factory-preset I2C addresses (see the Ordering
Information/Selector Guide).
Use the MAX5432–MAX5435 in applications requiring
digitally controlled resistors. Two resistance values are
available (50kΩand 100kΩ) in a voltage-divider or vari-
able resistor configuration. The nominal resistor temper-
ature coefficient is 35ppm/°C end-to-end, and only
5ppm/°C ratiometric, making the devices ideal for
applications requiring a low-temperature-coefficient
variable resistor such as low-drift, programmable-gain
amplifier circuit configurations.
The MAX5432/MAX5433 are available in a 3mm x 3mm
8-pin TDFN package and the MAX5434/MAX5435 are
available in a 6-pin thin SOT23 package. The MAX5432–
MAX5435 are specified over the extended (-40°C to
+85°C) temperature range.
Applications

Mechanical Potentiometer Replacement
Low-Drift Programmable-Gain Amplifiers
Volume Control
Liquid-Crystal Display (LCD) Screen Adjustment
Features
Tiny 3mm x 3mm 8-Pin TDFN and 6-Pin Thin
SOT23 Packages
Power-On Recall of Wiper Position from
Nonvolatile Memory
35ppm/°C End-to-End Resistance Temperature
Coefficient
5ppm/°C Ratiometric Temperature Coefficient50kΩ/100kΩResistor Values Fast 400kbps I2C-Compatible Serial Interface 500nA (typ) Static Supply Current+2.7V to +5.25V Single-Supply Operation 32 Tap Positions±0.15 LSB INL (typ), ±0.15 LSB DNL (typ)
MAX5432–MAX5435
32-Tap, Nonvolatile, I2C, Linear, Digital
Potentiometers
Ordering Information/Selector Guide

19-3511; Rev 3; 11/07
EVALUATION KIT
AVAILABLE
PARTPIN-PACKAGETOP MARKI2C ADDRESSR (kΩ
ΩΩΩ)PKG CODE
MAX5432LETA+
8 TDFN-EP*ANG010100A0**50T833-1
MAX5432META+8 TDFN-EP*ANI010110A0**50T833-1
MAX5433LETA+
8 TDFN-EP*ANF010100A0**100T833-1
MAX5433META+8 TDFN-EP*ANH010110A0**100T833-1
MAX5434LEZT+T
6 Thin SOT23-6AABX010100050Z6-1
*EP = Exposed pad.
**A0represents the logic state of input A0 of the device in the TDFN package.
+Denotes a lead-free package.
T = Tape and reel.
Note:
All devices are specified over the -40°C to +85°C operating temperature range.
TDFN

TOP VIEW
GND
SDASCLL
VDD
SOT23
MAX5434
MAX5435
VDDSCLSDA
GND
MAX5432
MAX5433
Pin Configurations
Ordering Information/Selector Guide continued at end of data sheet.
MAX5432–MAX5435
32-Tap, Nonvolatile, I2C, Linear, Digital
Potentiometers
ABSOLUTE MAXIMUM RATINGS

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
VDDto GND...........................................................-0.3V to +6.0V
SDA, SCL to GND..................................................-0.3V to +6.0V
A0, H, L, and W to GND.............................-0.3V to (VDD+ 0.3V)
Maximum Continuous Current into H, L, and W
MAX5432/MAX5434.....................................................±1.3mA
MAX5433/MAX5435.....................................................±0.6mA
Input/Output Latchup Immunity........................................±50mA
Continuous Power Dissipation (TA= +70°C)
6-Pin Thin SOT23 (derate 9.1mW/°C above +70°C)....727mW
8-Pin TDFN (derate 18.2mW/°C above +70°C)......1454.5mW
Operating Temperature Range...........................-40°C to +85°C
Junction Temperature......................................................+150°C
Storage Temperature Range.............................-60°C to +150°C
Lead Temperature (soldering, 10s).................................+300°C
ELECTRICAL CHARACTERISTICS

(VDD= +2.7V to +5.25V, VH= VDD, VL= GND, TA= -40°C to +85°C, unless otherwise noted. Typical values are at VDD= +5V, TA=
+25°C.) (Note 1)
PARAMETERSYMBOLCONDITIONSMINTYPMAXUNITS
DC PERFORMANCE

Resolution32Taps
MAX5432/MAX543437.55062.5End-to-End ResistanceRH-LMAX5433/MAX543575100125kΩ
End-to-End Resistance
Temperature CoefficientTCR35ppm/°C
Ratiometric Resistance
Temperature Coefficient5ppm/°C
VDD = 5V±0.15±0.5Variable resistor (Note 2)VDD = 3V±0.15±0.5
VDD = 5V±0.15±0.5Integral NonlinearityINL
Voltage-divider,
MAX5432/MAX5433 (Note 3)VDD = 3V±0.15±0.5
LSB
VDD = 5V±0.15±0.5Variable resistor (Note 2)
VDD = 3V±0.15±0.5
VDD = 5V±0.15±0.5Differential NonlinearityDNL
Voltage-divider,
MAX5432/MAX5433 (Note 3)VDD = 3V±0.15±0.5
LSB
MAX5432, 50kΩ-0.5
Full-Scale Error (Note 4)MAX5433, 100kΩ-0.5LSB
MAX5432, 50kΩ+0.5Zero-Scale Error (Note 5)MAX5433, 100kΩ+0.5LSB
Wiper ResistanceRWMAX5432/MAX5433 (Note 6)6101200Ω
DIGITAL INPUTS

Input High VoltageVIH(Note 7)0.7 x
VDDV
Input Low VoltageVIL(Note 7)0.3 x
VDDV
Input Leakage CurrentILEAK±1µA
Input Capacitance5pF
MAX5432–MAX5435
32-Tap, Nonvolatile, I2C, Linear, Digital
Potentiometers
ELECTRICAL CHARACTERISTICS (continued)

(VDD= +2.7V to +5.25V, VH= VDD, VL= GND, TA= -40°C to +85°C, unless otherwise noted. Typical values are at VDD= +5V, TA=
+25°C.) (Note 1)
PARAMETERSYMBOLCONDITIONSMINTYPMAXUNITS
DYNAMIC CHARACTERISTICS

MAX5432/MAX5434500-3dB Bandwidth (Note 8)MAX5433/MAX5435250kHz
MAX5432/MAX54340.5Wiper Settling Time (Note 9)MAX5433/MAX54351.0µs
NONVOLATILE MEMORY RELIABILITY

Data RetentionTA = +85°C50Years
TA = +25°C200,000EnduranceTA = +85°C50,000Stores
POWER SUPPLY

Power-Supply VoltageVDD2.705.25V
Standby CurrentIDDDigital inputs = VDD or GND, TA = +25°C0.52µA
Programming CurrentDuring nonvolatile write; digital inputs =
VDD or GND (Note 10)200900µA
Note 1:
All devices are production tested at TA= +25°C and are guaranteed by design and characterization for -40°C < TA< +85°C.
TIMING CHARACTERISTICS

(VDD= +2.7V to +5.25V, VH= VDD, VL= GND, TA= -40°C to +85°C, unless otherwise noted. Typical values are at VDD= +5V, TA=
+25°C.) (Figures 1 and 2) (Note 11)
PARAMETERSYMBOLCONDITIONSMINTYPMAXUNITS

SCL Clock FrequencyfSCL400kHz
Setup Time for START ConditiontSU-STA0.6µs
Hold Time for START ConditiontHD-STA0.6µs
CLK High TimetHIGH0.6µs
CLK Low TimetLOW1.3µs
Data Setup TimetSU-DAT100ns
Data Hold TimetHD-DAT00.9µs
SDA, SCL Rise TimetR300ns
SDA, SCL Fall TimetF300ns
Setup Time for STOP ConditiontSU-STO0.6µs
Bus Free Time Between STOP
and START ConditiontBUF1.3µs
Pulse Width of Spike SuppressedtSP50ns
Capacitive Load for Each Bus
LineCB(Note 12)400pF
Nonvolatile Store TimeIdle time required after a nonvolatile
memory write (Note 13)12ms
MAX5432–MAX5435
32-Tap, Nonvolatile, I2C, Linear, Digital
Potentiometers
TIMING CHARACTERISTICS (continued)

(VDD= +2.7V to +5.25V, VH= VDD, VL= GND, TA= -40°C to +85°C, unless otherwise noted. Typical values are at VDD= +5V, TA=
+25°C.) (Figures 1 and 2) (Note 1)
Typical Operating Characteristics

(VDD= +5V, TA = +25°C, unless otherwise noted.)
STANDBY SUPPLY CURRENT
vs. TEMPERATURE
MAX5432–35 toc01
TEMPERATURE (°C)
SUPPLY CURRENT (
DIGITAL INPUTS = GND OR VDD
VDD = 5V
VDD = 3V
SUPPLY CURRENT
vs. SUPPLY VOLTAGE
MAX5432–35 toc02
SUPPLY VOLTAGE (V)
SUPPLY CURRENT (
DIGITAL INPUTS = GND OR VDD135
SUPPLY CURRENT
vs. DIGITAL INPUT VOLTAGE

MAX5432–35 toc03
DIGITAL INPUT VOLTAGE (V)
SUPPLY CURRENT (
VDD = 5V
VDD = 3V⎜⎞⎟⎜⎞⎟
Note 2:
The DNL and INL are measured with the potentiometer configured as a variable resistor. For the 3-terminal potentiometers
(MAX5432/MAX5433), H is unconnected and L = GND. At VDD= 5V, W is driven with a source current of 80µA for the 50kΩ
configuration, and 40µA for the 100kΩconfiguration. At VDD= 3V, W is driven with a source current of 40µA for the 50kΩ
configuration, and 20µA for the 100kΩconfiguration.
Note 3:
The DNL and INL are measured with the potentiometer configured as a voltage-divider with H = VDDand L = GND
(MAX5432/MAX5433 only). The wiper terminal is unloaded and measured with an ideal voltmeter.
Note 4:
Full-scale error is defined as
Note 5:
Zero-scale error is defined as
Note 6:
The wiper resistance is the worst value measured by injecting the currents given in Note 2 into W with L = GND. = (VW - VH) / IW.
Note 7:
The device draws current in excess of the specified supply current when the digital inputs are driven with voltages between
(VDD- 0.5V) and (GND + 0.5V). See the Supply Current vs. Digital Input Voltage graph in the Typical Operating Characteristics.
Note 8:
Wiper is at midscale with a 10pF capacitive load. Potentiometer set to midscale, L = GND, an AC source is applied to H,
and the output is measured as 3dB lower than the DC W/H value in dB.
Note 9:
This is measured from the STOP pulse to the time it takes the output to reach 50% of the output step size (divider mode). It
is measured with a maximum external capacitive load of 10pF.
Note 10:
The programming current exists only during NV writes (12ms typ).
Note 11:
Digital timing is guaranteed by design and characterization, and is not production tested.
Note 12:
An appropriate bus pullup resistance must be selected depending on board capacitance. Refer to the I2C-bus specifica-
tion document linked to this web address: www.semiconductors.philips.com/acrobat/literature/9398/39340011.pdf
Note 13:
The idle time begins from the initiation of the stop pulse.
MAX5432–MAX5435
32-Tap, Nonvolatile, I2C, Linear, Digital
Potentiometers

END-TO-END RESISTANCE % CHANGE
vs. TEMPERATURE
MAX5432–35 toc04
TEMPERATURE (°C)
END-TO-END RESISTANCE CHANGE ( %)
50kΩ1.0
END-TO-END RESISTANCE % CHANGE
vs. TEMPERATURE
MAX5432-35 toc05
TEMPERATURE (°C)
END-TO-END RESISTANCE % CHANGE
100kΩ
1μs/div
TAP-TO-TAP SWITCHING TRANSIENT
(0 TO MIDSCALE, CL = 10pF)

1V/div
SDA
2V/div
MAX5432–35 toc06
50kΩ
1μs/div
TAP-TO-TAP SWITCHING TRANSIENT
(0 TO MIDSCALE, CL = 10pF)

1V/div
SDA
2V/div
MAX5432–35 toc07
100kΩ
10μs/div
WIPER TRANSIENT AT POWER-ON

1V/div
VDD
2V/div
MAX5432–35 toc08
50kΩ
10μs/div
MIDSCALE WIPER TRANSIENT
AT POWER-ON

1V/div
VDD
2V/div
MAX5432–35 toc09
100kΩ
MIDSCALE WIPER RESPONSE
vs. FREQUENCY
(MAX5432)

MAX5432 toc10
FREQUENCY (kHz)
GAIN (dB)
CW = 10pF
CW = 33pF
MIDSCALE WIPER RESPONSE
vs. FREQUENCY (MAX5433)
MAX5432–35 toc11
FREQUENCY (kHz)
GAIN (dB)
CW = 10pF
CW = 33pF
WIPER RESISTANCE vs. TAP POSITION
(MAX5432)
MAX5432–35 toc12
TAP POSITION
RESISTANCE (
VDD = 3Vypical Operating Characteristics (continued)
(VDD= +5V, TA = +25°C, unless otherwise noted.)
MAX5432–MAX5435
32-Tap, Nonvolatile, I2C, Linear, Digital
Potentiometersypical Operating Characteristics (continued)

(VDD= +5V, TA = +25°C, unless otherwise noted.)
WIPER RESISTANCE vs. TAP POSITION
(MAX5433)
MAX5432-35 toc13
TAP POSITION
RESISTANCE (
VDD = 3V
WIPER RESISTANCE vs. TAP POSITION
(MAX5432)
MAX5432–35 toc14
TAP POSITION
RESISTANCE (
VDD = 5V
WIPER RESISTANCE vs. TAP POSITION
(MAX5433)
MAX5432-35 toc15
TAP POSITION
RESISTANCE (
VDD = 5V
W-TO-L RESISTANCE vs. TAP POSITION
MAX5432–35 toc16
TAP POSITION
W-TO-L RESISTANCE (k
50kΩ
100kΩ
RESISTANCE DNL vs. TAP POSITION
MAX5432–35 toc17
TAP POSITION
RESISTANCE DNL (LSB)
VARIABLE-RESISTOR MODE
MAX5432/MAX5434
RESISTANCE INL vs. TAP POSITION
MAX5432–35 toc18
TAP POSITION
RESISTANCE INL (LSB)
VARIABLE-RESISTOR MODE
MAX5432/MAX5434
MAX5432–MAX5435
32-Tap, Nonvolatile, I2C, Linear, Digital
Potentiometers
Typical Operating Characteristics (continued)

(VDD= +5V, TA = +25°C, unless otherwise noted.)
RESISTANCE DNL vs. TAP POSITION
MAX5432–35 toc19
TAP POSITION
RESISTANCE DNL (LSB)
VOLTAGE-DIVIDER MODE
MAX5432
RESISTANCE INL vs. TAP POSITION
MAX5432–35 toc20
TAP POSITION
RESISTANCE INL (LSB)
VOLTAGE-DIVIDER MODE
MAX5432
RESISTANCE DNL vs. TAP POSITION
MAX5432-35 toc21
TAP POSITION
RESISTANCE DNL (LSB)
VARIABLE-RESISTOR MODE
MAX5433/MAX5435
RESISTANCE INL vs. TAP POSITION
MAX5432-35 toc22
TAP POSITION
RESISTANCE INL (LSB)
VARIABLE-RESISTOR MODE
MAX5433/MAX5435
RESISTANCE DNL vs. TAP POSITION
MAX5432-35 toc23
TAP POSITION
RESISTANCE DNL (LSB)
VOLTAGE-DIVIDER MODE
MAX5433
RESISTANCE INL vs. TAP POSITION
MAX5432-35 toc24
TAP POSITION
RESISTANCE INL (LSB)
VOLTAGE-DIVIDER MODE
MAX5433
MAX5432–MAX5435
32-Tap, Nonvolatile, I2C, Linear, Digital
Potentiometers
Detailed Description

The MAX5432–MAX5435 contain a resistor array with
31 resistive elements. The MAX5432/MAX5434 provide
a total end-to-end resistance of 50kΩ, and the
MAX5433/MAX5435 provide an end-to-end resistance
of 100kΩ.
The MAX5432/MAX5433 allow access to the high, low,
and wiper terminals for a standard voltage-divider con-
figuration. Connect H, L, and W in any desired configu-
ration as long as their voltages fall between GND and
VDD. The MAX5434/MAX5435 are variable resistors
with H internally connected to the wiper.
A simple 2-wire I2C-compatible serial interface moves
the wiper among the 32 tap points. Eight data bits, an
address byte, and a control byte program the wiper
position. A nonvolatile memory stores and recalls the
wiper position in the nonvolatile memory upon power-up.
The nonvolatile memory is guaranteed for 200,000 wiper
store cycles and 50 years for wiper data retention.
Digital Interface

The MAX5432–MAX5435 feature an internal, nonvolatile
EEPROM that returns the wiper to its previously stored
position at power-up. The shift register decodes the
control and address bits, routing the data to the proper
memory registers. Write data to the volatile memory
register to immediately update the wiper position, or
write data to the nonvolatile register for storage. Writing
to the nonvolatile register takes a minimum of 12ms.
The volatile register retains data as long as the device
is enabled and powered. Removing power clears the
volatile register. The nonvolatile register retains data
even after power is removed. Upon power-up, the
power-on reset circuitry and internal oscillator control
the transfer of data from the nonvolatile register to the
volatile register.
Serial Addressing

The MAX5432–MAX5435 operate as a slave that sends
and receives data through an I2C- and SMBus™-com-
patible 2-wire interface. The interface uses a serial data
access (SDA) line and a serial clock line (SCL) to
achieve bidirectional communication between
master(s) and slave(s). A master, typically a microcon-
troller, initiates all data transfers to and from the
MAX5432–MAX5435, and generates the SCL clock that
synchronizes the data transfer (Figure 1).
SDA operates as both an input and an open-drain out-
put. SDA requires a pullup resistor, typically 4.7kΩ.
SCL only operates as an input. SCL requires a pullup
resistor (4.7kΩtyp) if there are multiple masters on the
2-wire interface, or if the master in a single-master sys-
tem has an open-drain SCL output.
Each transmission consists of a START (S) condition
(Figure 3) sent by a master, followed by the
MAX5432–MAX5435 7-bit slave address plus the 8th bit
(Figure 4), 1 command byte (Figure 7) and 1 data byte,
and finally a STOP (P) condition (Figure 3).
Start and Stop Conditions

Both SCL and SDA remain high when the interface is
not busy. A master signals the beginning of a transmis-
sion with a START (S) condition by transitioning SDA
from high to low while SCL is high. When the master
has finished communicating with the slave, it issues a
STOP (P) condition by transitioning the SDA from low to
Pin Description
PIN
TDFNTHIN SOT23NAMEFUNCTION
—HHigh Terminal4SDAI2C-Compatible Interface Data Input2GNDGround3SCLI2C-Compatible Interface Clock InputVDDPower-Supply Input. Bypass with a 0.1µF capacitor from VDD to GND.—A0Address Input. Sets the I2C address. Connect to VDD or GND. Do not leave A0 floating.6LLow Terminal5WWiper Terminal—EPExposed Pad. Internally connected to GND.
SMBus is a trademark of Intel Corporation.
MAX5432–MAX5435
32-Tap, Nonvolatile, I2C, Linear, Digital
Potentiometers

high while SCL is high. The bus is then free for another
transmission (Figure 3).
Bit Transfer

One data bit is transferred during each clock pulse.
The data on the SDA line must remain stable while SCL
is high (Figure 5).
Acknowledge

The acknowledge bit is a clocked 9th bit that the recip-
ient uses to handshake receipt of each byte of data
(Figure 6). Each byte transferred effectively requires 9
bits. The master generates the 9th clock pulse, and the
recipient pulls down SDA during the acknowledge
clock pulse, so the SDA line is stable low during the
high period of the clock pulse. When the master trans-
mits to the MAX5432–MAX5435, the devices generate
the acknowledge bit because the MAX5432–MAX5435
are the recipients.
Slave Address

The MAX5432–MAX5435 have a 7-bit-long slave
address (Figure 4). The 8th bit following the 7-bit slave
address is the NOP/Wbit. Set the NOP/Wbit low for a
write command and high for a no-operation command.
Table 1a shows four possible slave addresses for the
MAX5432/MAX5433 and Table 1b shows three possible
slave addresses for the MAX5434/MAX5435. The first 4
bits (MSBs) of the slave addresses are always 0101.
Bits A2 and A1 are factory programmed for the
MAX5432/MAX5433 (Table 1a). Connect the A0 input
(MAX5432/MAX5433 only) to either GND or VDDto
select one of two I2C device addresses. Each device
must have a unique address to share the bus. A maxi-
mum of four MAX5432/MAX5433 devices can share the
same bus. Bits A2, A1, and A0 are factory programmed
for the MAX5434/MAX5435 (Table 1b).
Message Format for Writing

A write to the MAX5432–MAX5435 consists of the trans-
mission of the device’s slave address with the 8th bit set
to zero, followed by at least 1 byte of information. The
1st byte of information is the command byte. The bytes
received after the command byte are the data bytes.
The 1st data byte goes into the internal register of the
MAX5432–MAX5435 as selected by the command byte
(Figure 8).
tHD-STA
tSU-DAT
tHIGHtF
tHD-DATtHD-STASrA
tSU-STAtLOW
tBUF
tSU-STOtF
SCL
SDA
PARAMETERS ARE MEASURED FROM 30% TO 70%.
Figure 1. I2C Serial-Interface Timing Diagram
ADDRESS BYTE
PART
SUFFIXA6A5A4A3A2A1A0NOP/W
0101000NOP/W0101100NOP/W
N*
0101010NOP/W
ADDRESS BYTE
PART
SUFFIXA6A5A4A3A2A1A0NOP/W
0101000NOP/W0101001NOP/W0101100NOP/W0101101NOP/W
Table 1a. Address Codes
(MAX5432/MAX5433 Only)
Table 1b. Address Codes
(MAX5434/MAX5435 Only)

*MAX5434 only.
MAX5432–MAX5435
32-Tap, Nonvolatile, I2C, Linear, Digital
Potentiometers
Command Byte

Use the command byte to select the destination of the
wiper data (nonvolatile or volatile memory registers)
and swap data between nonvolatile and volatile memo-
ry registers (see Table 2).
Data Byte

The MAX5432–MAX5435 use the first 5 bits (MSBs,
D7–D3) of the data byte to set the position of the wiper.
The last 3 bits (D2, D1, and D0) are don’t care bits (see
Table 2).
Command Descriptions

VREG: The data byte writes to the volatile memory reg-
ister and the wiper position updates with the data in the
volatile memory register.
NVREG: The data byte writes to the nonvolatile memory
register. The wiper position is unchanged.
NVREGxVREG: Data transfers from the nonvolatile
memory register to the volatile memory register (wiper
position updates).
VREGxNVREG: Data transfers from the volatile memory
register into the nonvolatile memory register.
VDD
IOL = 3mA
IOH = 0mA
VOUT
400pF
SDA
Figure 2. Load Circuit
REGISTERADDRESS BYTECOMMAND BTYEDATA BYTE

SCL CYCLE
NUMBER
STARTA6A5A4A3A2A1A0C6C5C4C3C2C1C0D6D5D4D3D2D1D0
STOP
VREG0101A2A1A0000010001D7D6D5D4D3XXX
NVREG0101A2A1A0000100001D7D6D5D4D3XXX
NVREGxVREG0101A2A1A0001100001D7D6D5D4D3XXX
VREGxNVREG0101A2A1A0001010001D7D6D5D4D3XXX
Table 2. Command Byte Summary

SDA
START
CONDITION
SCL
STOP
CONDITION
Figure 3. Start and Stop Conditions
SDA
SCL
*SEE THE Ordering Information/Selector Guide FOR OTHER ADDRESS OPTIONS.A0
MSBLSB
NOP/WACK010*0*
Figure 4. Slave Address= Don’t care.
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED