IC Phoenix
 
Home ›  MM4 > M27W512-100K6-M27W512-100N6,512 KBIT (64KB X8) LOW VOLTAGE OTP EPROM
M27W512-100K6-M27W512-100N6 Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
M27W512-100K6 |M27W512100K6STN/a526avai512 KBIT (64KB X8) LOW VOLTAGE OTP EPROM
M27W512-100N6 |M27W512100N6STN/a91avai512 KBIT (64KB X8) LOW VOLTAGE OTP EPROM


M27W512-100K6 ,512 KBIT (64KB X8) LOW VOLTAGE OTP EPROMLogic Diagramoffered in the two range UV (ultra violet erase) andOTP (one time programmable). It is ..
M27W512-100K6TR ,512 Kbit 64Kb x8 Low Voltage UV EPROM and OTP EPROMAbsolute Maximum Ratings” maycause permanent damage to the device. These are stress ratings only an ..
M27W512-100N6 ,512 KBIT (64KB X8) LOW VOLTAGE OTP EPROMLogic Diagram . . 4Table 1. Signal Names . . 4Figure 3. DIP Connections 5Figur ..
M27W800-100K6 ,8 MBIT (1MB X 8 OR 512KB X 16) LOW VOLTAGE UV EPROM AND OTP EPROMAbsolute Maximum Ratings" maycause permanent damage to the device. These are stress ratings only an ..
M28256 ,256 Kbit (32Kb x8) Parallel EEPROM with Software Data ProtectionLogic DiagramADDRESS and DATA LATCHED ON-CHIPSOFTWARE DATA PROTECTIONVCCDESCRIPTIONThe M28256and M2 ..
M28C16 ,16K (2K X 8) PARALLEL EEPROM WITH SOFTWARE DATA PROTECTIONAbsolute Maximum Ratings” maycause permanent damage to the device. These are stress ratings only an ..
M48T59Y-70MH1 ,64 Kbit (8Kb X8) TIMEKEEPER SRAMBlock Diagram . . 5OPERATION MODES . . . . . . . 6Table 2. Operating Modes 6RE ..
M48T59Y-70PC1 ,64 Kbit (8Kb X8) TIMEKEEPER SRAMM48T59M48T59Y, M48T59V*®5.0 or 3.3V, 64 Kbit (8 Kbit x8) TIMEKEEPER SRAM
M48T59Y-70PC1D ,64 Kbit (8Kb X8) TIMEKEEPER SRAMFEATURES SUMMARY . . . . . 1Figure 1. 28-pin PCDIP, CAPHAT™ Package . 1Figure 2. 28-pin ..
M48T59Y-70PC1DS ,64 Kbit (8Kb X8) TIMEKEEPER SRAMFEATURES SUMMARY■ INTEGRATED ULTRA LOW POWER SRAM, Figure 1. 28-pin PCDIP, CAPHAT™ PackageREAL TIME ..
M48T86 ,5 VOLT PC REAL TIME CLOCKAbsolute Maximum Ratings(Table2.) .... ...... ....... ...... ....... ...... ...... .....6DC AND AC ..
M48T86MH1 ,5 VOLT PC REAL TIME CLOCKBlock Diagram . . 6OPERATION . . . . . . 7Signal Description . . . . . . 7V , ..


M27W512-100K6-M27W512-100N6
512 KBIT (64KB X8) LOW VOLTAGE OTP EPROM
1/21November 2004
M27W512

512 Kbit (64K x8) Low Voltage UV EPROM and OTP EPROM
FEATURES SUMMARY
2.7 to 3.6V SUPPLY VOLTAGE in READ
OPERATION ACCESS TIME: 70ns at VCC = 3.0 to 3.6V 80ns at VCC = 2.7 to 3.6V PIN COMPATIBLE with M27C512 LOW POWER CONSUMPTION: 15µA max Standby Current 15mA max Active Current at 5MHz PROGRAMMING TIME 100µs/byte HIGH RELIABILITY CMOS TECHNOLOGY 2000V ESD Protection 200mA Latchup Protection Immunity ELECTRONIC SIGNATURE Manufacturer Code: 20h Device Code: 3Dh PACKAGES Lead-Free Versions
M27W512
TABLE OF CONTENTS
FEATURES SUMMARY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1

Figure 1. Packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1
SUMMARY DESCRIPTION. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

Figure 2. Logic Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4
Table 1. Signal Names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4
Figure 3. DIP Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5
Figure 4. LCC Connections. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5
Figure 5. TSOP Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5
DEVICE OPERATION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6
Read Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6
Standby Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6

Table 2. Operating Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6
Table 3. Electronic Signature. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6
Two Line Output Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6
System Considerations. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6

Figure 6. Programming Flowchart. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7
Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7
PRESTO IIB Programming Algorithm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7
Program Inhibit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7
Program Verify. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7
Electronic Signature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7
ERASURE OPERATION (APPLIES FOR UV EPROM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8
MAXIMUM RATING. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9

Table 4. Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9
DC AND AC PARAMETERS. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10

Table 5. AC Measurement Conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
Figure 7. AC Testing Input Output Waveform. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
Figure 8. AC Testing Load Circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
Table 6. Capacitance. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
Table 7. Read Mode DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
Table 8. Read Mode AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
Figure 9. Read Mode AC Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12
Table 9. Programming Mode DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12
Table 10. Margin Mode AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13
Figure 10.Margin Mode AC Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13
Table 11. Programming Mode AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
Figure 11.Programming and Verify Modes AC Waveforms. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
PACKAGE MECHANICAL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
3/21
M27W512

Figure 12.FDIP28W - 28 pin Ceramic Frit-seal DIP, with window, Package Outline. . . . . . . . . . . .15
Table 12. FDIP28W - 28 pin Ceramic Frit-seal DIP, with window, Package Mechanical Data . . . .15
Figure 13.PDIP28 - 28 pin Plastic DIP, 600 mils width, Package Outline . . . . . . . . . . . . . . . . . . . .16
Table 13. PDIP28 - 28 pin Plastic DIP, 600 mils width, Package Mechanical Data . . . . . . . . . . . .16
Figure 14.PLCC32 - 32 lead Plastic Leaded Chip Carrier, Package Outline . . . . . . . . . . . . . . . . .17
Table 14. PLCC32 - 32 lead Plastic Leaded Chip Carrier, Package Mechanical Data . . . . . . . . . .17
Figure 15.TSOP28 - 28 lead Plastic Thin Small Outline, 8 x 13.4 mm, Package Outline . . . . . . . .18
Table 15. TSOP28 - 28 lead Plastic Thin Small Outline, 8 x 13.4 mm, Package Mechanical Data 18
PART NUMBERING . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19

Table 16. Ordering Information Scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19
REVISION HISTORY. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20

Table 17. Revision History. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20
M27W512
SUMMARY DESCRIPTION

The M27W512 is a low voltage 512 Kbit EPROM
offered in the two range UV (ultra violet erase) and
OTP (one time programmable). It is ideally suited
for microprocessor systems and is organized as
65536 by 8 bits.
The M27W512 operates in the read mode with a
supply voltage as low as 2.7V at –40 to 85°C tem-
perature range. The decrease in operating power
allows either a reduction of the size of the battery
or an increase in the time between battery re-
charges.
The FDIP28W (window ceramic frit-seal package)
has transparent lid which allows the user to ex-
pose the chip to ultraviolet light to erase the bit pat-
tern. A new pattern can then be written to the
device by following the programming procedure.
For applications where the content is programmed
only one time and erasure is not required, the
M27W512 is offered in PDIP28, PLCC32 and
TSOP28 (8 x 13.4 mm) packages.
In addition to the standard versions, the packages
are also available in Lead-free versions, in compli-
ance with JEDEC Std J-STD-020B, the ST ECO-
PACK 7191395 Specification, and the RoHS
(Restriction of Hazardous Substances) directive.
5/21
M27W512
M27W512
DEVICE OPERATION

The modes of operations of the M27W512 are list-
ed in the Operating Modes table. A single power
supply is required in the read mode. All inputs are
TTL levels except for GVPP and 12V on A9 for
Electronic Signature.
Read Mode

The M27W512 has two control functions, both of
which must be logically active in order to obtain
data at the outputs. Chip Enable (E) is the power
control and should be used for device selection.
Output Enable (G) is the output control and should
be used to gate data to the output pins, indepen-
dent of device selection. Assuming that the ad-
dresses are stable, the address access time
(tAVQV) is equal to the delay from E to output
(tELQV). Data is available at the output after a delay
of tGLQV from the falling edge of G, assuming that
E has been low and the addresses have been sta-
ble for at least tAVQV-tGLQV.
Standby Mode

The M27W512 has a standby mode which reduc-
es the supply current from 15mA to 15µA with low
voltage operation VCC ≤ 3.6V, see Read Mode DC
Characteristics table for details. The M27W512 is
placed in the standby mode by applying a CMOS
high signal to the E input. When in the standby
mode, the outputs are in a high impedance state,
independent of the GVPP input.
Table 2. Operating Modes

Note: X = VIH or VIL, VID = 12V ± 0.5V.
Table 3. Electronic Signature
Two Line Output Control

Because EPROMs are usually used in larger
memory arrays, the product features a 2 line con-
trol function which accommodates the use of mul-
tiple memory connection. The two line control
function allows: the lowest possible memory power
dissipation, complete assurance that output bus
contention will not occur.
For the most efficient use of these two control
lines, E should be decoded and used as the prima-
ry device selecting function, while G should be
made a common connection to all devices in the
array and connected to the READ line from the
system control bus. This ensures that all deselect-
ed memory devices are in their low power standby
mode and that the output pins are only active
when data is required from a particular memory
device.
System Considerations

The power switching characteristics of Advanced
CMOS EPROMs require careful decoupling of the
devices. The supply current, ICC, has three seg-
ments that are of interest to the system designer:
the standby current level, the active current level,
and transient current peaks that are produced by
the falling and rising edges of E. The magnitude of
the transient current peaks is dependent on the
capacitive and inductive loading of the device at
the output.
The associated transient voltage peaks can be
suppressed by complying with the two line output
control and by properly selected decoupling ca-
7/21
M27W512

in the '1' state. Data is introduced by selectively
programming '0's into the desired bit locations. Al-
though only '0's will be programmed, both '1's and
'0's can be present in the data word. The only way
to change a ‘0’ to a ‘1’s by die exposure to ultravi-
olet light (UV EPROM). The M27W512 is in the
programming mode when VPP input is at 12.75V
and E is pulsed to VIL. The data to be programmed
is applied to 8 bits in parallel to the data output
pins. The levels required for the address and data
inputs are TTL. VCC is specified to be 6.25V ±
0.25V.
PRESTO IIB Programming Algorithm

PRESTO IIB Programming Algorithm allows the
whole array to be programmed with a guaranteed
margin, in a typical time of 6.5 seconds. This can
be achieved with STMicroelectronics M27W512
due to several design innovations described in the
M27W512 datasheet to improve programming ef-
ficiency and to provide adequate margin for reli-
ability. Before starting the programming the
internal MARGIN MODE circuit must be set in or-
der to guarantee that each cell is programmed with
enough margin. Then a sequence of 100µs pro-
gram pulses is applied to each byte until a correct
verify occurs (see Figure 6.). No overprogram
pulses are applied since the verify in MARGIN
MODE at VCC much higher than 3.6V, provides
the necessary margin.
Program Inhibit

Programming of multiple M27W512s in parallel
with different data is also easily accomplished. Ex-
cept for E, all like inputs including GVPP of the par-
allel M27W512 may be common. A TTL low level
pulse applied to a M27W512's E input, with VPP at
12.75V, will program that M27W512. A high level
E input inhibits the other M27W512s from being
programmed.
Program Verify

A verify (read) should be performed on the pro-
grammed bits to determine that they were correct-
ly programmed. The verify is accomplished with G
at VIL. Data should be verified with tELQV after the
falling edge of E.
Electronic Signature

The Electronic Signature (ES) mode allows the
reading out of a binary code from an EPROM that
will identify its manufacturer and type. This mode
is intended for use by programming equipment to
automatically match the device to be programmed
with its corresponding programming algorithm.
The ES mode is functional in the 25°C ± 5°C am-
bient temperature range that is required when pro-
gramming the M27W512. To activate the ES
mode, the programming equipment must force
11.5V to 12.5V on address line A9 of the
M27W512. Two identifier bytes may then be se-
M27W512
quenced from the device outputs by toggling ad-
dress line A0 from VIL to VIH. All other address
lines must be held at VIL during Electronic Signa-
ture mode. Byte 0 (A0 = VIL) represents the man-
ufacturer code and byte 1 (A0 = VIH) the device
identifier code. For the STMicroelectronics
M27W512, these two identifier bytes are given in
Table 3. and can be read-out on outputs Q7 to Q0.
Note that the M27W512 and M27C512 have the
same identifier byte.
ERASURE OPERATION (APPLIES FOR UV EPROM)

The erasure characteristics of the M27W512 is
such that erasure begins when the cells are ex-
posed to light with wavelengths shorter than ap-
proximately 4000 Å. It should be noted that
sunlight and some type of fluorescent lamps have
wavelengths in the 3000-4000 Å range.
Research shows that constant exposure to room
level fluorescent lighting could erase a typical
M27W512 in about 3 years, while it would take ap-
proximately 1 week to cause erasure when ex-
posed to direct sunlight. If the M27W512 is to be
exposed to these types of lighting conditions for
extended periods of time, it is suggested that
opaque labels be put over the M27W512 window
to prevent unintentional erasure. The recommend-
ed erasure procedure for the M27W512 is expo-
sure to short wave ultraviolet light which has
wavelength 2537 Å. The integrated dose (i.e. UV
intensity x exposure time) for erasure should be a
minimum of 15 W-sec/cm2 . The erasure time with
this dosage is approximately 15 to 20 minutes us-
ing an ultraviolet lamp with 12000 µW/cm2 power
rating. The M27W512 should be placed within 2.5
cm (1 inch) of the lamp tubes during the erasure.
Some lamps have a filter on their tubes which
should be removed before erasure.
9/21
M27W512
MAXIMUM RATING

Stressing the device outside the ratings listed in
Table 4. may cause permanent damage to the de-
vice. These are stress ratings only, and operation
of the device at these, or any other conditions out-
side those indicated in the Operating sections of
this specification, is not implied. Exposure to Ab-
solute Maximum Rating conditions for extended
periods may affect device reliability. Refer also to
the STMicroelectronics SURE Program and other
relevant quality documents.
Table 4. Absolute Maximum Ratings

Note:1. Compliant with the JEDEC Std J-STD-020B (for small body, Sn-Pb or Pb assermbly), the ST ECOPACK® 7191395 specification,
and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU. Minimum DC voltage on Input or Output is –0.5V with possible undershoot to –2.0V for a period less than 20ns. Maximum DC
voltage on Output is VCC +0.5V with possible overshoot to VCC +2V for a period less than 20ns. Depends on range.
M27W512
DC AND AC PARAMETERS

This section summarizes the operating and mea-
surement conditions, and the DC and AC charac-
teristics of the device. The parameters in the DC
and AC Characteristic tables that follow are de-
rived from tests performed under the Measure-
ment Conditions summarized in the relevant
tables. Designers should check that the operating
conditions in their circuit match the measurement
conditions when relying on the quoted parame-
ters.
Table 5. AC Measurement Conditions Figure 8. AC Testing Load Circuit
Table 6. Capacitance

Note:1. TA = 25°C, f = 1MHz Sampled only, not 100% tested.
11/21
M27W512
Table 7. Read Mode DC Characteristics

Note:1. VCC must be applied simultaneously with or before VPP and removed simultaneously or after VPP. Maximum DC voltage on Output is VCC +0.5V.
Table 8. Read Mode AC Characteristics

Note:1. VCC must be applied simultaneously with or before VPP and removed simultaneously or after VPP. Sampled only, not 100% tested. Speed obtained with High Speed AC measurement conditions.
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED