L6605 ,SMART CARD INTERFACEBLOCK DIAGRAMDecember 1992 1/10This is advanced information on a new product now in development or ..
L6605D ,SMART CARD INTERFACEL6605SMART CARD INTERFACEADVANCE DATA8 DIFFERENT VPP OUTPUT VOLTAGEMULTIPOWER BCD TECHNOLOGYLEVELSV ..
L6610 ,DIGITALLY PROGRAMMABLE SECONDARY HOUSEKEEPING CONTROLLERBLOCK DIAGRAM5V/3V3 +12Vococ5V/3V3isns 12Visns50mV 120mV2.50V(B)OC+3V33V3 +/-5V UVuvBinv +3V3ov+5Vu ..
L6610D ,DIGITALLY PROGRAMMABLE SECONDARY HOUSEKEEPING CONTROLLERapplications. Thepin is used for error amplifier compensation.Input pin for 12V current sense. Toge ..
L6611 ,DIGITALLY PROGRAMMABLE SECONDARY HOUSEKEEPING CONTROLLERBLOCK DIAGRAMBinv2.50V(B)+3V33V3 +5V UV+3V3uv1.25V (B)Boutov+5V+5Vuv2.50V(A)AoutSoft Startov+12V+5V ..
L6615D ,LOAD SHARE CONTROLLERL6615HIGH/LOW SIDE LOAD SHARE CONTROLLER■ SSI SPECS COMPLIANTBCD TECHNOLOGY■ HIGH/LOW SIDE CURRENT ..
LC4032ZC-75M56C , 3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
LC4032ZE-5TN48I , 1.8V In-System Programmable Ultra Low Power PLDs
LC4064B-25T48C , 3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4064B-75TN48C , 3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4064V-10T100I , 3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4064V-25T44C , 3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
L6605-L6605D
SMART CARD INTERFACE
L6605SMART CARD INTERFACE
ADVANCE DATA8 DIFFERENT VPP OUTPUT VOLTAGE
LEVELS
VPP, VCS RISE AND FALL TIME FULL SPEC
WITH ISO/IEC 7816-3
POWER SUPPLY OUTPUT FOR MEMORY
CARD (5V/80mA)
POWER ON/OFF RESET
AUTOMATIC SWITCH-OFF OF ALL FUNCTIONS
IF THE REGULAR OPERATION IS ABORTED
BY EXTRACTING THE SMART CARD
INTERNAL STATUS FAILURE CODING
- INSERTION FAILURE CODE
- OVERTEMPERATURE FAILURE
ANTI-BOUNCING SYSTEM
INPUT/OUTPUT LOGIC TTL COMPATIBLE
THERMAL PROTECTION
DESCRIPTIONThe L6605 is an IC dedicated as intelligent inter-
face between different types of smart cards and
microprocessors. The internal architecture can be
shared in a power supply section and in a diag-
nostic parts.
The power supply section can deliver 5V/80mA to
supply the card and VPP/50mA to write the mem-
ory inside the card; the VPP voltage can be pro-
grammed by means of the 3 serial input bit (see
TAB, 1).
Table 1: 3 bit DAC CODE
BLOCK DIAGRAM
DESCRIPTION (continued)The diagnostic part allows to monitor failures due
to overtemperature or wrong card positioning.
The failures are internally coded and readable in-
side the STATUS REGISTER through the bidirec-
tional pin DATA configurated in output.
The antibouncing circuitry, active during card in-
sertion only, rejects ripetitive switching-on of the
power supply sections.
PIN FUNCTION
PIN CONNECTIONS (Top view)
THERMAL DATA(*) Soldered an a 35μ thick 6cm2 P.C. board copper area.
L6605
CIRCUIT OPERATIONCARD POWER SUPPLY
Regulated voltage to supply the card (5V/80mA).
During nominal condition (VS = 12V, ICS = 80mA)
the VCS range variation is equal to + 3%.
While during line/load variation (VS = 10V to 15V;
ICS = 1mA to 80mA) the VCS range is + 5%.
An internal circuitry checks the ICS level; the pro-
tection block activates an IRQ with the proper fail-
ure code when the output current is in 81mA to
200mA range.
PROGRAMMING POWER SUPPLY
L6605 works in step-down mode by means of the
programmed output voltage VPP. 8VPP levels can
be selected programming the 3 bit DAC as per
Table 1. During nominal conditions (IPP = 50mA;
VPPI = 30V) the VPP range variation is equal to
ELECTRICAL CHARACTERISTICS (VS = 12V; Tj = 25°C)
Note 1: True for values in Tab. 1 only. ; Note 2: Values higher than 500nF are permitted, but the ton, toff timing will be out ISO norm.
L6605
±2.5%; while during line/load variation (IPP = 1mA
to 50mA; VPPI = max. 33V) the VPP range is ±5%.
An internal circuitry checks the IPP level; the pro-
tection block activates an IRQ with the proper fail-
ure code when the output current is in 51mA to
150mA range. Under the power ON/OFF thresh-
old value the logic section and the power supply
regulators are disabled.
LOGIC SECTION
L6605 includes a logic circuitry in order to protect,
both card and itself. If a failure occours an asyn-
chronous IRQ is sent to the μP; consequently the
μP forces low CS signal as I/O request. After CS
variation the μP sends also one "data direction
bit" into DATA DIRECTION REGISTER.
Direction bit = "0"
Pin DATA is configurated in output and the μP
reads the 2 bit STATUS REGISTER content
Failure could be overtemperature over the 2 regu-
lators (VPP, VCS).
Direction bit = "1"
Pin DATA is configurated in input to allow the 3
bit DAC loading and than the programming of
VPPo output level voltage. (see Table 1).
During card insertion only rising edge of switch
signal is detected , while during card extraction
switch level is detected.
In card extraction mode if occours a mechanical
switch bouncing, which causes a pulse on
SWITCH input pin with duration t ≥ 50μs the
L6605 will have the 1st Status Register content
equal to "0" and 1 ms tshadow timing like during
card insertion mode.
Bouncing on SWITCH pin with duration T<50μs
will be transparent in the Status Register.
Figure 1: Card Insertion
L6605
Figure 2: DAC Loading and Programmed Voltage on Set
L6605
