L6574D013TR ,CFL/TL BALLAST DRIVER PREHEAT AND DIMMINGL6574CFL/TL BALLAST DRIVER PREHEAT AND DIMMING■ HIGH VOLTAGE RAIL UP TO 600V■ dV/dt IMMUNITY ± 50 V ..
L6585D , Combo IC for PFC and ballast control
L6585D , Combo IC for PFC and ballast control
L6585DE ,Combo IC for PFC and half-bridge ballast controlFeatures■ PFC section– transition mode PFC with over-current protection – over-voltage protectionSO ..
L6585DETR ,Combo IC for PFC and half-bridge ballast controlL6585DE Combo IC for PFC and ballast control
L6585DETR ,Combo IC for PFC and half-bridge ballast controlBlock diagram April 2009 Rev 2 1/33www.st.com 33Contents L6585DEContents1 Pin settings ..
LC4032V-75T48C , 3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4032V-75T48C , 3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4032V-75TN44I , 3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4032ZC-75M56C , 3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
LC4032ZE-5TN48I , 1.8V In-System Programmable Ultra Low Power PLDs
LC4064B-25T48C , 3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
L6574D013TR
CFL/TL BALLAST DRIVER PREHEAT AND DIMMING
1/10
L6574September 2003 HIGH VOLTAGE RAIL UP TO 600V dV/dt IMMUNITY ± 50 V/ns IN FULL
TEMPERATURE RANGE DRIVER CURRENT CAPABILITY:
250mA SOURCE
450mA SINK SWITCHING TIMES 80/40ns RISE/FALL WITH 1nF LOAD CMOS SHUT DOWN INPUT UNDER VOLTAGE LOCK OUT PREHEAT AND FREQUENCY SHIFTING
TIMING SENSE OP AMP FOR CLOSED LOOP
CONTROL OR PROTECTION FEATURES HIGH ACCURACY CURRENT CONTROLLED
OSCILLATOR INTEGRATED BOOTSTRAP DIODE CLAMPING ON VS. SO16, DIP 16 PACKAGES
DESCRIPTIONIn order to ensure voltage ratings in excess of
600V, the L6574 is manufactured with BCD OFF
LINE technology, which makes it well suited for
lamp ballast applications.
The device is intended to drive two power MOS-
FETS, in the classical half bridge topology, ensur-
ing all the features needed to drive and properly
control a fluorescent bulb.
A dedicated timing section in the L6574 allows the
user set the necessary parameters for proper pre-
heat and ignition of the lamp.
Also, an OP AMP is available to implement closed
loop control of the lamp current during normal
lamp burning.
An integrated bootstrap section, eliminating the nor-
mally required bootstrap diode and the zener clamp-
ing on Vs, makes the L6574 well suited for low cost
applications where few additional components are
needed to build a high performance ballast.
CFL/TL BALLAST DRIVER PREHEAT AND DIMMING
BLOCK DIAGRAM
L6574 2/10
PIN CONNECTION (top view)
THERMAL DATA
PIN DESCRIPTION
3/10
L6574
ABSOLUTE MAXIMUM RATINGS(*) The device has an internal Clamping Zener between GND and the VCC pin, it must not be supplied by
a Low Impedance Voltage Source.
Note: ESD immunity for pins 14, 15 and 16 is guaranteed up to 900V (Human Body Model)
PIN DESCRIPTION (continued)
L6574 4/10
RECOMMENDED OPERATING CONDITIONS(*) If the condition Vboot - Vout < 18 is guaranteed, Vout can range from -3 to 580V.
ELECTRICAL CHARACTERISTCS (VS = 12V; VBOOT-VOUT = 12V; Tamb = 25°C)
5/10
L6574
High/Low Side Driving Section:High and low side driving sections provide the proper drive to the external power MOSFET. A high sink/
source driving current (450/250 mA typical) ensures fast switching times when a size 4 external power
MOSFET needs to be driven.
Bootstrap Section:A patented integrated bootstrap section replaces an external bootstrap diode. This section together with
a bootstrap capacitor provides the bootstrap voltage to drive the high side power MOSFET. This function
is achieved using a high voltage DMOS driver which is driven synchronously with the low side external
power MOSFET.
For a safe operation, current flow into the Vboot pin is inhibited, even though ZVS operation may not be
ensured.
Timing Section:To set the proper preheat time (tpre=kpre*Cpre) for the bulb, a capacitor is connected to the Cpre pin
which is charged with a fixed current. During tpre, the output is switching at fpre (see Oscillator Section).
When the tpre expires, the Cpre capacitor is discharged and then recharged with a different current. This
sets a second time interval tsh (0.1 times the selected preheat time tpre) during which frequency shifting
from fpre to fing is performed to ensure lamp ignition.
ELECTRICAL CHARACTERISTCS (continued)(VS = 12V; VBOOT-VOUT = 12V; Tamb = 25°C)
L6574 6/10
Oscillator Section:A voltage controlled oscillator, with the selected frequencies fpre and fing, drives the output half bridge.
Independently selected, fpre is effective during tpre and fing is effective during normal lamp burning. When
working open loop, fpre and fing are the highest and lowest allowed oscillation frequencies.
Closed loop control of the lamp current under normal operation can be achieved with the L6574. This is
accomplished by automatic adjustment of the oscillator frequency. The OP AMP output is fed through a
resistor diode network to the Ring pin. See AN 993.
OP AMP Section:The integrated OP AMP offers low output impedance, wide bandwidth, high input impedance and wide
common mode range. It can be readily used to implement closed loop control (see Oscillator Section) of
the lamp current.
EN1, EN2 Comparators:Two CMOS comparators, with thresholds set at 0.6 V (typical) are available to implement protection meth-
ods (such as overvoltage, lamp removal, etc.). Short pulses (>200nsec) at the comparator inputs are rec-
ognized.
The EN1 input (active high) forces the L6574 in the shut down state (e.g. LVG low, HVG low, oscillator
stopped) in the event of an undervoltage condition. Normal operating condition is resumed after a power-
off power-on sequence or when EN2 input is high.
The EN2 input (active high) also restarts a preheat sequence (see timing diagrams).
TIMING DIAGRAMS
