L6260 Fast Delivery |IC PHOENIX CO.,LIMITED

L6260 ,2.7-5.5V DISK DRIVER SPINDLE & VCM, POWER & CONTROL COMBO'SL62604.5 – 5.5V DISK DRIVER SPINDLE & VCM,POWER & CONTROL COMBO’SGENERALBICMOS TECHNOLOGY5V OPERATI ..
L6269 ,12V DISK DRIVE SPINDLE & VCM, POWER & CONTROL "COMBO"BLOCK DIAGRAMCHARGE FREQUENCYSPINDLE SEQUENCERCS A OUT_APUMP LOCK LOOPCTAPBEMFB OUT_BPROCESSINGSTAR ..
L6285 ,3 CHANNELS MULTIPOWER SYSTEMABSOLUTE MAXIMUM RATINGSSymbol Parameter Value UnitV Power Supply Voltage 30 VPV Logic Supply Volta ..
L6287 ,POWER COMBO DRIVERL6287POWER COMBO DRIVERDESCRIPTIONThe F-VHS Motor Driver COMBO IC includes adouble three phase brus ..
L6287 ,POWER COMBO DRIVERELECTRICAL CHARACTERISTICS (Tj = 0 to125 C; VCC = VS = 5V 5%; VDC = VDL = V = 10 to 18V;unless othe ..
L6301 , The best light source is supported by the best electrode technology
LC33832M-10 ,256K (32768word x 8bit) Pseudo-SRAMFeatures3133-DIP28• 32768 words · 8 bits configuration• Single 5 V ±10% power supply[LC33832S, SL]• ..
LC33832M-70 ,256K (32768word x 8bit) Pseudo-SRAMOrdering number : EN4430CCMOS LSILC33832P, S, M, PL, SL, ML-70/80/10256 K (32768 words · 8 bits) Ps ..
LC33832M-80 ,256K (32768word x 8bit) Pseudo-SRAMfeatures pin compatibility with 256 Kstatic RAM (the LC36256A series), and availablepackages are th ..
LC33832P-10 ,256K (32768word x 8bit) Pseudo-SRAMFeatures3133-DIP28• 32768 words · 8 bits configuration• Single 5 V ±10% power supply[LC33832S, SL]• ..
LC33832P-10 ,256K (32768word x 8bit) Pseudo-SRAMBlock DiagramNo. 4430-2/9LC33832P, S, M, PL, SL, ML-70/80/10
LC33832P-80 ,256K (32768word x 8bit) Pseudo-SRAMOrdering number : EN4430CCMOS LSILC33832P, S, M, PL, SL, ML-70/80/10256 K (32768 words · 8 bits) Ps ..

L6260
2.7-5.5V DISK DRIVER SPINDLE & VCM, POWER & CONTROL COMBO'S
L6260
4.5 – 5.5V DISK DRIVER SPINDLE & VCM,
POWER & CONTROL COMBO’S
GENERAL
5V OPERATION. *REGISTER BASED ARCHI-
TECTURE
MINIMUM EXTERNAL COMPONENTS
SLEEP AND IDLE MODES FOR LOW
POWER CONSUMPTION
SELECTABLE GAINS FOR BOTH V.C.M.
AND SPINDLE
10 BIT (+ SIGN + GAIN ) VCM & 8 BIT SPIN-
DLE DACs
HIGH BANDWIDTH SPEED REGULATION
LOOP (ONCE PER MECH\ELEC CYCLE AC-
CURACY)
VCM DRIVER
CURRENT SENSE CONTROL (VOLTAGE
PROPORTIONAL TO CURRENT)
300mA DRIVE CAPABILITY
TWO CURRENT RANGES FOR SEEKING
AND TRACKING
INTERNAL REGISTER FOR POWER AMP
CONTROL LINES
SPINDLE DRIVER
BEMF PROCESSING FOR SENSORLESS
MOTOR COMMUTATION
PROGRAMMABLE COMMUTATION PHASE
DELAY
PROGRAMMABLE SLEW-RATE FOR RE-
DUCED E.M.I.
0.8Ω FOR ANY HALF BRIDGE WORST CASE
SYNCHRONOUS RECTIFICATION OF THE
B.E.M.F. DURING RETRACT OPERATION
BIPOLAR \ TRIPOLAR OPERATION
SYNTHESIZED HALL OUTPUTS
1.0 AMP DRIVE CAPABILITY
OTHER FUNCTIONS
POWER UP SEQUENCING
POWER DOWN SEQUENCING
LOW VOLTAGE SENSE
ACTUATOR RETRACTION
DYNAMIC BRAKE
THERMAL SHUTDOWN
THERMAL & CURRENT PROTECTION
DESCRIPTION
The L6260 is single chip sensorless (DC) spindle
motor and voice coil controllers including power
stages suitable for use in small disk drives.
These devices have a serial interface for a micro-
processor running up to 10 Mega bits per second.
There are registers on chip to allow the setting of
the desired spindle speed via the on chip Fre-
quency Locked Loop (F.L.L.). No external compo-
nents are required in the sensor-less operation as
the control functions are integrated on chip (e.g.
B.E.M.F. processing, digital masking, digital delay
and sequencing).
The V.C.M. drivers uses a transconductance am-
plifier, able to provide 2 different current ranges,
suitable for seeking and tracking.
When a low voltage is detected, a Power On Re-
set (P.O.R.) is issued and the internal registers
are reset, the spindle power circuitry is tri-stated,
B.E.M.F. synchronous rectification is enabled, the
actuator retracts and then dynamic braking of the
spindle is applied.
These devices are built in BICMOS technology al-
lowing dense digital circuitry to be combined with
MOS\Bipolar power devices.
BLOCK DIAGRAM
PIN CONNECTION(Top view)
L6260
2/30
PIN DESCRIPTION
Pin Types: I = Input, O = Output, P = Power, A = Analog (passive)
Power
Serial Interface & Test Pins
For a detailed description please refer to the Test
Circuit section of the CIRCUIT OPERATION por-
tion of this datasheet
* These two test modes operate simultaneously through separate
test pins (ATEST and DTEST).
L6260
PIN DESCRIPTION (continued)
Pin Types: I = Input, O = Output, P = Power, A = Analog (passive)
VCM Driver and DAC
Spindle Driver and DAC
L6260
4/30
PIN DESCRIPTION (continued)
Pin Types: I = Input, O = Output, P = Power, A = Analog (passive)
Power down sequencing, POR, other voltage pins
L6260
PIN DESCRIPTION (continued)
Pin Types: I = Input, O = Output, P = Power, A = Analog (passive)
Auxiliary Functions
ABSOLUTE MAXIMUM RATINGS
POWER DISSIPATION
THERMAL DATA
(*) In typical application with multiplayer printed circuit board.
RECOMMENDED OPERATING CONDITIONS
L6260
6/30
ELECTRICAL CHARACTERISTICS
VCM Driver
VCM DAC
Figure 1: Vjump vs. Deadband
L6260
ELECTRICAL CHARACTERISTICS (continued)
Spindle Motor
Spindle Current Sense FET
DAC Acceleration Control
Step-up Converter
Digital Inputs (All digital inputs are CMOS compatible)
Power On Reset (Either low voltage detector can be disabled by trying the divider to a high voltage)
Retract
L6260
8/30
INTERNAL REGISTER DEFINITION
System Status Register (Reg 0)
Reg: 0
Name: System Status Register
Type: Read only.
L6260
VCM DAC Register (Reg 1)
The VCM DAC register is used to control the cur-
rent in the voice coil motor. All 10 bits are part of
a resistor divider network. Bit 10 is the sign bit
and logically controls the current direction through
the VCM. Bit 11 selects the current sense resistor
to use for current control. A 0 selects coarse and
therefore only the lower sense resistor, a 1 se-
lects the top of both resistors so that the sense
resistor is the sum of the coarse and fine resis-
tance’s.
To clarify the manner in which the 2’s comple-
ment is used here are some examples:
Reg: 1
Name: VCM DAC Register
Type: Write only.
Spin Control Register (Reg 2)
The spin control register has two functions:
(1) The first (bits 0-7) is to program the current to
the spindle motor to allow motor control and
to preset the "at speed" voltage for the charge
pump.
(2) The second (bits 8-11) is to set the phase lag
from when a BEMF zero crossing occurs to
the next commutation. Nominally the delay
would be 30 electrical degrees but it often is
better to advanced the commutation, due to
the presence of other sources of delay, re-
lated to switching. The range is from 1.875
through to 28.125 electrical degree delay at
1.875 degree increments.
Reg: 2
Name: Spin Control Register
Type: Write only.
L6260
10/30
System Control Register A (Reg 3)
Reg: 3
Name: System Control Register A
Type: Write only.
MODE OF OPERATION (REGISTER 3 BITS 0 AND 1)
SPINDLE DRIVE MODE (REGISTER 3 BITS 6 AND 7)
L6260
System Control Reg B (Reg 4)
Reg: 4
Name: System Control Register B
Type: Write only
Figure 2: The following diagram explains bits 5 "SYNTH HALL" and the effect it has on the pin named
SYNTH_HALL
L6260
12/30
Frequency Locked Loop Coarse Counter (Reg 5)
This register contains the "coarse" FLL counter
value for the FLL. This register gives a worst case
resolution of 16μs with the worst case (i.e. slow-
est) 4MHz clock and has a valid range of 001 to
FFF hex.
Reg: 5
Name: FLL Coarse Counter Register
Type: Write Only
Frequency Locked Loop Fine Counter (Reg 6)
This register contains the "fine" counter value of
the FLL. The worst case resolution (i.e. with a
4MHz clock) is 1μs. It is important that the
most significant bit of this register must be a
zero when a write is made. Valid writes to this
register must be between 001 and 7FF hex.
Reg: 6
Name: FLL Fine Counter Register
Type: Write only.
L6260
CIRCUIT OPERATION
General
This device includes a sensorless spin driver,
VCM driver, power sequencing, actuator retrac-
tion with dynamic braking, serial interface for a
microprocessor and frequency locked loop for
speed control. The device is register based and
designed to operate via either 3V or 5V power
supply.
POR & Under Voltage
The L6260 has an on chip power monitoring sys-
tem that controls all aspects of powering up,
Power On Reset of the Logic (POR), low voltage
detection and power down sequencing. The cir-
cuitry consists of a Bandgap reference generator,
hysteresis comparitor (for low voltage detection)
and a POR timer circuit (which controls the dura-
tion of the reset).
Four external pins determine the behavior of this
circuit.
UV1 & UV2: These two pins are provided to
the user to connect to the supply voltages for
low voltage detection. The voltage on these
pins is compared to the internal Bandgap volt-
age to determine if a low voltage on one of the
supply pins has been detected. The comparitor
has built in hysteresis to reduce the effects of
noise on the supply lines triggering a false
POR. In other words, if either one of these in-
puts falls below 1.25V then the supply is re-
garded as being "under voltage". Normally one
of these pins will be connected to allow a sens-
ing of a 3V supply and the other to the 5V sup-
ply but this is arbitrary
POR_DLY: This is a pin from which a capacitor
can be connected to ground. This sets the du-
ration of the reset state of the this chip. On
power up, an internal current source charges
the capacitor with a current of approximately
2mA. When the voltage on this pin reaches the
bandgap voltage, the chip comes out of its re-
set state. The duration of this reset is deter-
mined by the size of an external capacitor to
ground.
POR: The POR pin is an output from the chip
for resetting other devices.
Frequency Locked Loop Fine Error Counter
(Reg 7)
This register contains the error detected between
the "fine" counter value of the FLL and the actual
spindle rotation time (in either mechanical or elec-
trical mode).
Reg: 7
Name: FLL Fine Error Counter Register
Type: Read Only
L6260
14/30
APPLICATION DIAGRAM
L6260

Partno	Mfg	Dc	Qty	Available	Descript
L6260	ST	N/a	2880	avai	2.7-5.5V DISK DRIVER SPINDLE & VCM, POWER & CONTROL COMBO'S