IC Phoenix
 
Home ›  DD34 > DS90CR288MTD,+3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link Receiver
DS90CR288MTD Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
DS90CR288MTDNSN/a874avai+3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link Receiver


DS90CR288MTD ,+3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link ReceiverFeaturesn 20 to 75 MHz shift clock supportThe DS90CR287 (see DS90CR287/288A datasheet) trans-mitter ..
DS90CR481VJD ,48-Bit LVDS Channel Link SerializerGeneral Descriptionrate is increased to 112 MHz and 8 serialized LVDS outputsThe DS90CR481 transmit ..
DS90CR481VJD/NOPB ,48-Bit LVDS Channel Link SerializerFEATUREScable reduction. Long distance parallel single-ended2• 3.168 Gbits/sec Bandwidth with 66 MH ..
DS90CR482VS ,48-Bit LVDS Channel Link DeserializerFeaturesreduction. Long distance parallel single-ended buses typi-n 3.168 Gbits/sec bandwidth with ..
DS90CR482VS/NOPB ,48-Bit LVDS Channel Link Deserializer
DS90CR484AVJD/NOPB ,48-Bit LVDS Channel Link SER/DESFEATUREScable reduction. Long distance parallel single-ended2• Up to 5.38 Gbits/sec Bandwidthbuses ..


DS90CR288MTD
+3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link Receiver
DS90CR288
+3.3V Rising Edge Data Strobe LVDS 28-Bit Channel
Link Receiver- 75 MHz
General Description

The DS90CR287 (see DS90CR287/288A datasheet) trans-
mitter converts28 bitsof CMOS/TTL data into four LVDS
(Low Voltage Differential Signaling) data streams.A phase-
locked transmit clockis transmittedin parallel with the data
streams overa fifth LVDS link. Every cycleof the transmit
clock28 bitsof input dataare sampled and transmitted. The
DS90CR288 receiver converts the four LVDS data streams
back into28 bitsof CMOS/TTL data.Ata transmit clock
frequencyof75 MHz,28 bitsof TTL data are transmittedat rateof 525 Mbpsper LVDS data channel. Usinga75 MHz
clock,the data throughputis 2.10 Gbit/s (262.5 Mbytes/sec).
Complete specificationsfor the DS90CR287 are locatedin
the DS90CR287/DS90CR288A datasheet. The DS90CR287
supports clock rates from20to85 MHz.
This chipsetisan ideal meansto solve EMI and cable size
problems associated with wide, high-speed TTL interfaces.
Features
20to75 MHz shift clock support 50% duty cycleon receiver output clock Best-in-Class Set& Hold Timeson TxINPUTs and
RxOUTPUTs Low power consumptionTx+Rx Powerdown mode <400μW (max) ±1V common-mode range (around +1.2V) Narrow bus reduces cable size and cost Upto 2.10 Gbps throughput Upto 262.5 Mbytes/sec bandwidth 345 mV (typ) swing LVDS devicesfor low EMI PLL requiresno external components Rising edge data strobe Compatible with TIA/EIA-644 LVDS standard Low profile 56-lead TSSOP package
Block Diagrams
DS90CR287

DS100872-1
Order Number DS90CR287MTD
SeeNS Package Number MTD56
(See DS90CR287/DS90CR288A datasheet)
DS90CR288

DS100872-27
Order Number DS90CR288MTD
SeeNS Package Number MTD56

May 2002
DS90CR288
+3.3V
Rising
Edge
Data
Strobe
VDS
28-Bit
Channel
Link
Receiver
MHz
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED