74LS10 ,Triple 3-Input NAND GateGeneral DescriptionThis device contains three independent gates each ofwhich performs the logic NAN ..
74LS11 ,Triple 3-Input AND GateGeneral DescriptionThis device contains three independent gates each ofwhich performs the logic AND ..
74LS112 ,Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset/ Clear/ and Complementary OutputsSN54/74LS112ADUAL JK NEGATIVEEDGE-TRIGGERED FLIP-FLOPThe SN54/74LS112A dual JK flip-flop
74LS114A , DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
74LS11PC , TRIPLE 3-INPUT AND GATE
74LS12 ,Dual Retriggerable One-Shot with Clear and Complementary Outputs
78A207-CP , MFR1 Receiver
78HT205HC , 2 AMP POSITIVE STEP-DOWN INTEGRATED SWITCHING REGULATOR
78L05 ,THREE TERMINAL POSITIVE VOLTAGE REGULATORSL78L00SERIES POSITIVE VOLTAGE REGULATORSn OUTPUT CURRENT UP TO 100 mAn OUTPUT VOLTAGESOF 3.3; 5; 6 ..
78L05A , 3-Terminal Regulators
78L05A , 3-Terminal Regulators
78L05A , 3-Terminal Regulators
74LS10-DM74LS10M-DM74LS10N
Triple 3-Input NAND Gate
DM74LS10 Triple 3-Input NAND Gate August 1986 Revised March 2000 DM74LS10 Triple 3-Input NAND Gate General Description This device contains three independent gates each of which performs the logic NAND function. Ordering Code: Order Number Package Number Package Description DM74LS10M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow DM74LS10N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagram Function Table Y = ABC Inputs Output AB C Y XX L H XL X H LX X H HH H L H = HIGH Logic Level L = LOW Logic Level X = Either LOW or HIGH Logic Level © 2000 DS006349
