IC Phoenix
 
Home ›  DD15 > DM74AS873NT,Dual 4-Bit D-Type Transparent Latches with 3-STATE Output
DM74AS873NT Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
DM74AS873NTNSN/a30avaiDual 4-Bit D-Type Transparent Latches with 3-STATE Output


DM74AS873NT ,Dual 4-Bit D-Type Transparent Latches with 3-STATE OutputFeaturesThese dual 4-bit registers feature totem-pole 3-STATE out-

DM74AS873NT
Dual 4-Bit D-Type Transparent Latches with 3-STATE Output
DM74AS873 Dual 4-Bit D-Type Transparent Latches with 3-STATE Outputs December 1986 Revised July 2003 DM74AS873 Dual 4-Bit D-Type Transparent Latches with 3-STATE Outputs General Description Features These dual 4-bit registers feature totem-pole 3-STATE out-Switching specifications at 50 pF puts designed specifically for driving highly-capacitive orSwitching specifications guaranteed over full tempera- relatively low-impedance loads. The high-impedance state ture and V range CC and increased high-logic-level drive provide these registers Advanced oxide-isolated, ion-implanted Schottky TTL with the capability of being connected directly to and driv- process ing the bus lines in a bus-organized system without need 3-STATE buffer-type outputs drive bus lines directly for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidi-Space Saving 300 Mil Wide Package rectional bus drivers, and working registers. Bus structured pinout The eight latches of the DM74AS873 are transparent D- type latches meaning that while the enable (G) is HIGH the Q outputs will follow the data (D) inputs. When the enable is taken LOW the output will be latched at the level of the data that was set up. A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-imped- ance state the outputs neither load nor drive the bus lines significantly. The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are OFF. The pinout is arranged to ease printed circuit board layout. All data inputs are on one side of the package while all out- puts are on the other side. Ordering Code: Order Number Package Number Package Description DM74AS873NT N24C 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagram © 2003 DS006330
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED