IC Phoenix
 
Home ›  CC18 > CDCR83-CDCR83DBQ-CDCR83DBQR-CDCR83DBQRG4,400MHz Direct Rambus (TM) Clock Generator
CDCR83-CDCR83DBQ-CDCR83DBQR-CDCR83DBQRG4 Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
CDCR83TI ?N/a450avai400MHz Direct Rambus (TM) Clock Generator
CDCR83DBQTIN/a950avai400MHz Direct Rambus (TM) Clock Generator
CDCR83DBQRTIN/a3847avai400MHz Direct Rambus (TM) Clock Generator
CDCR83DBQRG4TIN/a2500avai400MHz Direct Rambus (TM) Clock Generator 24-SSOP -40 to 85


CDCR83DBQR ,400MHz Direct Rambus (TM) Clock Generator     SCAS632B − APRIL 2001 − REVISED OCTOBER 2005 400-MHz Differentia ..
CDCR83DBQRG4 ,400MHz Direct Rambus (TM) Clock Generator 24-SSOP -40 to 85     SCAS632B − APRIL 2001 − REVISED OCTOBER 2005 400-MHz Differentia ..
CDCS502PW ,Crystal Oscillator / Clock Generator with optional SSC 8-TSSOP -40 to 85features an advanced gain controlled fundamental mode crystal oscillator stage with a built-in load ..
CDCS503PWR ,Clock Buffer / Clock Multiplier with optional SSC 8-TSSOP -40 to 85maximum ratings may cause permanent damage to the device. These are stress ratingsonly and function ..
CDCU2A877ZQLR ,1.8V Phase-Lock Loop Clock Driver with high output drive for DDR2 SDRAM Applications 52-BGA MICROSTAR JUNIOR 0 to 70FEATURES • 52-Ball mBGA (MicroStar Junior™ BGA,0,65-mm pitch)• 1.8-V/1.9-V Phase Lock Loop Clock Dr ..
CDCU2A877ZQLT ,1.8V Phase-Lock Loop Clock Driver with high output drive for DDR2 SDRAM Applications 52-BGA MICROSTAR JUNIOR 0 to 70SCAS827A–AUGUST 2006–REVISED JUNE 2007Table 1. Terminal FunctionsNAME BGA MLF I/O DESCRIPTIONAGND G ..
CL431 , Precision Adjustable Shunt Reference
CL431 , Precision Adjustable Shunt Reference
CL431 , Precision Adjustable Shunt Reference
CL9000 , AM/FM RADIO TRANSISTOR KIT
CLA50E1200HB , High Efficiency Thyristor
CLC001AJE ,Serial Digital Cable Driver with Adjustable OutputsElectrical CharacteristicsOver recommended operating supply and temperature ranges unless otherwise ..


CDCR83-CDCR83DBQ-CDCR83DBQR-CDCR83DBQRG4
400MHz Direct Rambus (TM) Clock Generator
or Processor Clock Three Power Operating Modes to Minimize
Power for Mobile and Other
Power-Sensitive Applications
Operates From a Single 3.3-V Supply and
120 mW at 300 MHz (Typ)
Packaged in a Shrink Small-Outline
Package (DBQ)
Supports Frequency Multipliers: 4, 6, 8,
16/3
No External Components Required for PLL Supports Independent Channel Clocking Spread Spectrum Clocking Tracking
Capability to Reduce EMI
Designed for Use With TI’s 133-MHz Clock
Synthesizers CDC924 and CDC921
−40
° C to 85°C

description

The Direct Rambus clock generator (DRCG) provides the necessary clock signals to support a Direct Rambus
memory subsystem. It includes signals to synchronize the Direct Rambus channel clock to an external system
or processor clock. It is designed to support Direct Rambus memory on a desktop, workstation, server, and
mobile PC motherboards. DRCG also provides an off-the-shelf solution for a broad range of Direct Rambus
memory applications.
The DRCG provides clock multiplication and phase alignment for a Direct Rambus memory subsystem to
enable synchronous communication between the Rambus channel and ASIC clock domains. In a Direct
Rambus memory subsystem, a system clock source provides the REFCLK and PCLK clock references to the
DRCG and memory controller, respectively. The DRCG multiplies REFCLK and drives a high-speed BUSCLK
to RDRAMs and the memory controller. Gear ratio logic in the memory controller divides the PCLK and BUSCLK
frequencies by ratios M and N such that PCLKM = SYNCLKN, where SYNCLK = BUSCLK/4. The DRCG detects
the phase difference between PCLKM and SYNCLKN and adjusts the phase of BUSCLK such that the skew
between PCLKM and SYNCLKN is minimized. This allows data to be transferred across the SYNCLK/PCLK
boundary without incurring additional latency.
User control is provided by multiply and mode selection terminals. The multiply terminals provide selection of
one of four clock frequency multiply ratios, generating BUSCLK frequencies ranging from 267 MHz to 400 MHz
with clock references ranging from 33 MHz to 100 MHz. The mode select terminals can be used to select a
bypass mode where the frequency multiplied reference clock is directly output to the Rambus channel for
systems where synchronization between the Rambus clock and a system clock is not required. Test modes are
provided to bypass the PLL and output REFCLK on the Rambus channel and to place the outputs in a
high-impedance state for board testing.
The CDCR83 is characterized for operation over free-air temperatures of −40°C to 85°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
GNDC
VDDC
VDDIPD
STOPB
PWRDNBDDO
GNDO
CLK
CLKB
GNDO
VDDO
MULT0
MULT1
DBQ PACKAGE
(TOP VIEW)

NC − No internal connection
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED