IC Phoenix
 
Home ›  CC8 > CD4042BM,Quad Clocked D Latch
CD4042BM Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
CD4042BMHARN/a1411avaiQuad Clocked D Latch
CD4042BMHARRISN/a17avaiQuad Clocked D Latch


CD4042BM ,Quad Clocked D LatchElectrical Characteristics’’ provide conditions for actual deviceoperation.eNote 2: V 0V unless oth ..
CD4042BNSR ,CMOS Quad Clocked 'D' Latch0040423 TypesCM OS Pi'ytegs,,i,urit, controlQuad Clocked "D" LatchOand Goutputs. Common clockHigh-V ..
CD4043 ,Quad 3-STATE NOR R/S Latches . Quad 3-STATE NAND R/S LatchesBlock DiagramsCD4043BC CD4044BCTruth TablesCD4044BCCD4043BCSR E QSRE QXX 0 OCXX 0 OC11 1 NC001 NC01 ..
CD4043BCM ,Quad 3-STATE NOR R/S LatchesApplicationsture allows common bussing of the outputs. Multiple bus storage Strobed register Fou ..
CD4043BCM ,Quad 3-STATE NOR R/S LatchesElectrical Characteristics” provide con-ditions for actual device operation.Note 2: V = 0V unless o ..
CD4043BCMX ,Quad 3-STATE NOR R/S LatchesFeaturesThe CD4043BC are quad cross-couple 3-STATE CMOS

CD4042BM
Quad Clocked D Latch
TL/F/5966
CD4042BM/CD4042BC
Quad
Clocked
Latch
March 1988
CD4042BM/CD4042BC Quad ClockedD Latch
General Description
The CD4042BM/CD4042BC quad clocked ‘‘D’’ latchisa
monolithic complementary MOS (CMOS) integrated circuit
constructed withP- and N-channel enhancement mode
transistors. The outputsQandQ either latchor followthe
data input dependingonthe clock level whichis pro-
grammedbythe polarityinput. Forpolaritye0;the informa-
tion presentatthe data inputis transferredtoQ andQ
during0 clock level; andforpolaritye 1,the transfer occurs
duringthe1 clock level. Whena clock transition occurs
(positivefor polaritye0and negativefor polaritye1),the
information presentatthe input duringthe clock transitionis
retainedatthe outputs untilan opposite clock transitionoc-
curs.
Features Wide supply voltage range 3.0Vto 15V High noise immunity 0.45 VDD (typ.) Low power TTL Fanoutof2 driving 74L
compatibility or1 driving 74LS Clock polarity control Fully buffered data inputsQandQ outputs
Connection Diagram
Dual-In-Line Package
TL/F/5966–1
Top View
Truth Table
Clock Polarity Q D 0 Latch D 1 Latch
OrderNumberCD4042B
Logic Diagrams
TL/F/5966–2
TL/F/5966–3
TL/F/5966–4
C1995National SemiconductorCorporation RRD-B30M105/PrintedinU.S.A.
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED