IC Phoenix
 
Home ›  AA41 > ADUC812BCP,Precision Analog Microcontroller: 1.3MIPS 8052 MCU + 8kB Flash + 8-Ch 12-Bit ADC + Dual 12-Bit DAC
ADUC812BCP Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
ADUC812BCPADN/a8avaiPrecision Analog Microcontroller: 1.3MIPS 8052 MCU + 8kB Flash + 8-Ch 12-Bit ADC + Dual 12-Bit DAC


ADUC812BCP ,Precision Analog Microcontroller: 1.3MIPS 8052 MCU + 8kB Flash + 8-Ch 12-Bit ADC + Dual 12-Bit DACOverview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Mode 2 (9-Bit UART ..
ADUC812BS ,MicroConverter/ Multichannel 12-Bit ADC with Embedded FLASH MCUSPECIFICATIONS3, 4DC ACCURACYResolution 12 12 BitsIntegral Nonlinearity ±1/2 ±1/2 LSB typ f = 100 k ..
ADUC812BSZ-REEL , MicroConverter, Multichannel 12-Bit ADC with Embedded Flash MCU
ADUC812BSZ-REEL , MicroConverter, Multichannel 12-Bit ADC with Embedded Flash MCU
ADUC814ARU ,Precision Analog Microcontroller: 1.3MIPS 8052 MCU + 8kB Flash + 6-Ch 12-Bit ADC + Dual 12-Bit DACOverview........ 21 Programming a Byte........ 33 ADC Transfer Function....... 21 User Interface to ..
ADUC814ARUZ , MicroConverter®, Small Package 12-Bit ADC with Embedded Flash MCU
AM2732B-300DC , 2048 X 8 - BIT / 4096 X 8 - BIT EPROM
AM2732B-300DE , 2048 X 8 - BIT / 4096 X 8 - BIT EPROM
AM2732B-300DI , 2048 X 8 - BIT / 4096 X 8 - BIT EPROM
AM2732B-305DC , 2048 X 8 - BIT / 4096 X 8 - BIT EPROM
AM2732B-305DI , 2048 X 8 - BIT / 4096 X 8 - BIT EPROM
AM2732B-455DC , 2048 X 8 - BIT / 4096 X 8 - BIT EPROM


ADUC812BCP
Precision Analog Microcontroller: 1.3MIPS 8052 MCU + 8kB Flash + 8-Ch 12-Bit ADC + Dual 12-Bit DAC
REV.E
MicroConverter®, Multichannel
12-Bit ADC with Embedded Flash MCU
FUNCTIONAL BLOCK DIAGRAM
MOSI/
SDATA
MISO
(P3.3)
SCLOCKTxD
(P3.1)
RxD
(P3.0)
XTAL2XTAL1DGNDDVDDAGNDAVDD
DAC0
DAC1
T0 (P3.4)
T1 (P3.5)
T2 (P1.0)
T2EX (P1.1)
INT0 (P3.2)
INT1 (P3.3)
ALE
PSEN
RESET
P3.0–P3.7P2.0–P2.7P1.0–P1.7P0.0–P0.7
AIN0 (P1.0)–AIN7 (P1.7)
VREF
CREF
FEATURES
Analog I/O
8-Channel, High Accuracy 12-Bit ADC
On-Chip, 100 ppm/�C Voltage Reference
High Speed 200 kSPS
DMA Controller for High Speed ADC-to-RAM Capture
2 12-Bit Voltage Output DACs
On-Chip Temperature Sensor Function
Memory
8K Bytes On-Chip Flash/EE Program Memory
640 Bytes On-Chip Flash/EE Data Memory
256 Bytes On-Chip Data RAM
16M Bytes External Data Address Space
64K Bytes External Program Address Space
8051 Compatible Core
12 MHz Nominal Operation (16 MHz Max)
3 16-Bit Timer/Counters
High Current Drive Capability—Port3
9 Interrupt Sources, 2 Priority Levels
Power
Specified for 3 V and 5 V Operation
Normal, Idle, and Power-Down Modes
On-Chip Peripherals
UART and SPI® Serial I/O
2-Wire (400 kHz I2C® Compatible) Serial I/O
Watchdog Timer
Power Supply Monitor
APPLICATIONS
Intelligent Sensors Calibration and Conditioning
Battery-Powered Systems (Portable PCs, Instruments,
Monitors)
Transient Capture Systems
DAS and Communications Systems
Control Loop Monitors (Optical Networks/Base Stations)
GENERAL DESCRIPTION

The ADuC812 is a fully integrated 12-bit data acquisition system
incorporating a high performance self-calibrating multichannel
ADC, dual DAC, and programmable 8-bit MCU (8051 instruc-
tion set compatible) on a single chip.
The programmable 8051 compatible core is supported by 8K
bytes Flash/EE program memory, 640 bytes Flash/EE data
memory, and 256 bytes data SRAM on-chip.
Additional MCU support functions include Watchdog Timer,
Power Supply Monitor, and ADC DMA functions. Thirty-two
programmable I/O lines, I2C compatible SPI and Standard
UART Serial Port I/O are provided for multiprocessor interfaces
and I/O expansion.
Normal, idle, and power-down operating modes for both the
MCU core and analog converters allow flexible power manage-
ment schemes suited to low power applications. The part is
specified for 3 V and 5 V operation over the industrial tem-
perature range and is available in a 52-lead, plastic quad
flatpack package, and in a 56-lead, chip scale package.
ADuC812
FEATURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1
APPLICATONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1
GENERAL DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . .1
SPECIFICATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3
ABSOLUTE MAXIMUM RATINGS . . . . . . . . . . . . . . . . . . . .6
PIN CONFIGURATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6
ORDERING GUIDE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6
PIN FUNCTION DESCRIPTIONS . . . . . . . . . . . . . . . . . . . . .7
TERMINOLOGY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8
ADC SPECIFICATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8
Integral Nonlinearity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8
Differential Nonlinearity . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8
Offset Error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8
Full-Scale Error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8
Signal to (Noise + Distortion) Ratio . . . . . . . . . . . . . . . . . . . .8
Total Harmonic Distortion . . . . . . . . . . . . . . . . . . . . . . . . . . .8
DAC SPECIFICATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8
Relative Accuracy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8
Voltage Output Settling Time . . . . . . . . . . . . . . . . . . . . . . . . .8
Digital-to-Analog Glitch Impulse . . . . . . . . . . . . . . . . . . . . . . .8
ARCHITECTURE, MAIN FEATURES . . . . . . . . . . . . . . . . . .9
MEMORY ORGANIZATION . . . . . . . . . . . . . . . . . . . . . . . . . .9
OVERVIEW OF MCU-RELATED SFRs . . . . . . . . . . . . . . . . .10
Accumulator SFR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
B SFR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
Stack Pointer SFR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
Data Pointer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
Program Status Word SFR . . . . . . . . . . . . . . . . . . . . . . . . . . .10
Power Control SFR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
SPECIAL FUNCTION REGISTERS . . . . . . . . . . . . . . . . . . .11
ADC CIRCUIT INFORMATION . . . . . . . . . . . . . . . . . . . . . .12
General Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12
ADC Transfer Function . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12
Typical Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12
ADCCON1—(ADC Control SFR #1) . . . . . . . . . . . . . . . . .13
ADCCON2—(ADC Control SFR #2) . . . . . . . . . . . . . . . . .14
ADCCON3—(ADC Control SFR #3) . . . . . . . . . . . . . . . . .14
Driving the ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
Voltage Reference Connections . . . . . . . . . . . . . . . . . . . . . . .16
Configuring the ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16
ADC DMA Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16
DMA Mode Configuration Example . . . . . . . . . . . . . . . . . . .17
Micro Operation during ADC DMA Mode . . . . . . . . . . . . . .17
Offset and Gain Calibration Coefficients . . . . . . . . . . . . . . . .17
Calibration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18
NONVOLATILE FLASH MEMORY . . . . . . . . . . . . . . . . . . .18
Flash Memory Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . .18
Flash/EE Memory and the ADuC812 . . . . . . . . . . . . . . . . . .18
ADuC812 Flash/EE Memory Reliability . . . . . . . . . . . . . . . .18
Using the Flash/EE Program Memory . . . . . . . . . . . . . . . . . .19
Using the Flash/EE Data Memory . . . . . . . . . . . . . . . . . . . . .19
ECON—Flash/EE Memory Control SFR . . . . . . . . . . . . . . .20
Flash/EE Memory Timing . . . . . . . . . . . . . . . . . . . . . . . . . . .20
Using the Flash/EE Memory Interface . . . . . . . . . . . . . . . . . .20
Erase-All . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20
Program a Byte . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20
WATCHDOG TIMER . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24
POWER SUPPLY MONITOR . . . . . . . . . . . . . . . . . . . . . . . . .24
SERIAL PERIPHERAL INTERFACE . . . . . . . . . . . . . . . . . . .25
MISO (Master In, Slave Out Data I/O Pin) . . . . . . . . . . . . . .25
MOSI (Master Out, Slave In Pin) . . . . . . . . . . . . . . . . . . . . .26
SCLOCK (Serial Clock I/O Pin) . . . . . . . . . . . . . . . . . . . . . .26
SS (Slave Select Input Pin) . . . . . . . . . . . . . . . . . . . . . . . . . .26
Using the SPI Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . .27
SPI Interface—Master Mode . . . . . . . . . . . . . . . . . . . . . . . . .27
SPI Interface—Slave Mode . . . . . . . . . . . . . . . . . . . . . . . . . .272C COMPATIBLE INTERFACE . . . . . . . . . . . . . . . . . . . . . .28
8051 COMPATIBLE ON-CHIP PERIPHERALS . . . . . . . . . .29
Parallel I/O Ports 0–3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29
Timers/Counters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29
Timer/Counters 0 and 1 Data Registers . . . . . . . . . . . . . . . . .31
TH0 and TL0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31
TH1 and TL1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31
TIMER/COUNTERS 0 AND 1 OPERATING MODES . . . . .32
Mode 0 (13-Bit Timer/Counter) . . . . . . . . . . . . . . . . . . . . . .32
Mode 1 (16-Bit Timer/Counter) . . . . . . . . . . . . . . . . . . . . . .32
Mode 2 (8-Bit Timer/Counter with Auto Reload) . . . . . . . . .32
Mode 3 (Two 8-Bit Timer/Counters) . . . . . . . . . . . . . . . . . .32
Timer/Counter 2 Data Registers . . . . . . . . . . . . . . . . . . . . . .33
TH2 and TL2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
RCAP2H and RCAP2L . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
Timer/Counter Operation Modes . . . . . . . . . . . . . . . . . . . . .34
16-Bit Autoreload Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . .34
16-Bit Capture Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34
UART SERIAL INTERFACE . . . . . . . . . . . . . . . . . . . . . . . . .35
Mode 0 (8-Bit Shift Register Mode) . . . . . . . . . . . . . . . . . . .36
Mode 1 (8-Bit UART, Variable Baud Rate) . . . . . . . . . . . . . .36
Mode 2 (9-Bit UART with Fixed Baud Rate) . . . . . . . . . . . .36
Mode 3 (9-Bit UART with Variable Baud Rate) . . . . . . . . . .36
UART Serial Port Baud Rate Generation . . . . . . . . . . . . . . .36
Timer 1 Generated Baud Rates . . . . . . . . . . . . . . . . . . . . . . .37
Timer 2 Generated Baud Rates . . . . . . . . . . . . . . . . . . . . . . .37
INTERRUPT SYSTEM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .38
Interrupt Priority . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39
Interrupt Vectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39
ADuC812 HARDWARE DESIGN CONSIDERATIONS . . . .40
Clock Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .40
External Memory Interface . . . . . . . . . . . . . . . . . . . . . . . . . .40
Power-On Reset Operation . . . . . . . . . . . . . . . . . . . . . . . . . .41
Power Supplies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .41
Power Consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42
Grounding and Board Layout Recommendations . . . . . . . . .43
OTHER HARDWARE CONSIDERATIONS . . . . . . . . . . . . .44
In-Circuit Serial Download Access . . . . . . . . . . . . . . . . . . . .44
Embedded Serial Port Debugger . . . . . . . . . . . . . . . . . . . . . .44
Single-Pin Emulation Mode . . . . . . . . . . . . . . . . . . . . . . . . . .45
Enhanced-Hooks Emulation Mode . . . . . . . . . . . . . . . . . . . .45
Typical System Configuration . . . . . . . . . . . . . . . . . . . . . . . .45
QUICKSTART DEVELOPMENT SYSTEM . . . . . . . . . . . . .45
Download—In-Circuit Serial Downloader . . . . . . . . . . . . . . .45
DeBug—In-Circuit Debugger . . . . . . . . . . . . . . . . . . . . . . . .45
ADSIM—Windows Simulator . . . . . . . . . . . . . . . . . . . . . . . .45
TABLE OF CONTENTS
ADuC812
SPECIFICATIONS1, 2(AVDD = DVDD = 3.0 V or 5.0 V � 10%, REFIN/REFOUT = 2.5 V Internal Reference, MCLKIN = 11.0592MHz,
fSAMPLE = 200 kHz, DAC VOUT Load to AGND; RL = 2 k�, CL = 100 pF. All specifications TA = TMIN to TMAX, unless otherwise noted.)
ADuC812
SPECIFICATIONS1, 2 (continued)
ADuC812
NOTESSpecifications apply after calibration.Temperature range –40°C to +85°C.Linearity is guaranteed during normal MicroConverter core operation.Linearity may degrade when programming or erasing the 640 byte Flash/EE space during ADC conversion times due to on-chip charge pump activity.Measured in production at VDD = 5 V after Software Calibration Routine at 25°C only.User may need to execute Software Calibration Routine to achieve these specifications, which are configuration dependent.The offset and gain calibration spans are defined as the voltage range of user system offset and gain errors that the ADuC812 can compensate.SNR calculation includes distortion and noise components.Specification is not production tested, but is supported by characterization data at initial product release.The temperature sensor will give a measure of the die temperature directly; air temperature can be inferred from this result.DAC linearity is calculated using:
Reduced code range of 48 to 4095, 0 to VREF range
Reduced code range of 48 to 3995, 0 to VDD range
DAC output load = 10 kΩ and 50 pF.Flash/EE Memory Performance Specifications are qualified as per JEDEC Specification (Data Retention) and JEDEC Draft Specification A117 (Endurance).Endurance Cycling is evaluated under the following conditions:
Mode= Byte Programming, Page Erase Cycling
Cycle Pattern= 00H to FFH
Erase Time= 20 ms
Program Time= 100 µsIDD at other MCLKIN frequencies is typically given by:
Normal Mode (VDD = 5 V):IDD = (1.6 nAs × MCLKIN) + 6 mA
Normal Mode (VDD = 3 V):IDD = (0.8 nAs × MCLKIN) + 3 mA
Idle Mode (VDD = 5 V):IDD = (0.75 nAs × MCLKIN) + 6 mA
Idle Mode (VDD = 3 V):IDD = (0.25 nAs × MCLKIN) + 3 mA
where MCLKIN is the oscillator frequency in MHz and resultant IDD values are in mA.IDD currents are expressed as a summation of analog and digital power supply currents during normal MicroConverter operation.IDD is not measured during Flash/EE program or erase cycles; IDD will typically increase by 10 mA during these cycles.Analog IDD = 2 mA (typ) in normal operation (internal VREF, ADC, and DAC peripherals powered on).EA = Port0 = DVDD, XTAL1 (Input) tied to DVDD, during this measurement.
Typical specifications are not production tested, but are supported by characterization data at initial product release.
Timing Specifications—See Pages 46–55.
Specifications subject to change without notice.
Please refer to User Guide, Quick Reference Guide, Application Notes, and Silicon Errata Sheet at /microconverter for additional information.
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED