AD1958 ,High Performance, Single-Chip Stereo Digital Audio Playback Systemfeatures include an on-chip stereo attenuator and mute,Rate (A-Weighted Stereo)programmed through a ..
AD1958YRS ,PLL/Multibit DACSPECIFICATIONSTEST CONDITIONS UNLESS OTHERWISE NOTEDSupply Voltages(AVDD, DVDD, PVDD) 5.0 VAmbient ..
AD1959YRS ,PLL/Multibit DACSPECIFICATIONSTEST CONDITIONS UNLESS OTHERWISE NOTEDSupply Voltages (AVDD, DVDD) 5.0 VAmbient Tempe ..
AD1959YRSRL ,PLL/Multibit DACSpecifications subject to change without notice.DIGITAL TIMING (Guaranteed over –40°C to +105°C, AV ..
AD1970JSTZ , Digital BTSC Encoder with Integrated ADC and DAC
AD1980JST ,AC ?7 SoundMAX CodecSPECIFICATIONSSTANDARD TEST CONDITIONS, UNLESS OTHERWISE DAC Test ConditionsNOTED CalibratedTempera ..
AD8367ARUZ-RL7 , 500 MHz, Linear-in-dB VGA with AGC Detector
AD8369ARU ,45 dB Digitally Controlled VGA LF to 600 MHzAPPLICATIONSINHICellular/PCS Base StationsIF Sampling ReceiversCMDCFixed Wireless AccessINLOWirelin ..
AD8370AREZ , LF to 750 MHz, Digitally Controlled VGA
AD8375ACPZ-R7 , Ultralow Distortion IF VGA
AD8375ACPZ-R7 , Ultralow Distortion IF VGA
AD8375ACPZ-R7 , Ultralow Distortion IF VGA
AD1958
High Performance, Single-Chip Stereo Digital Audio Playback System
REV.0
PLL/Multibit �-� DAC
FUNCTIONAL BLOCK DIAGRAM
FEATURES
5 V Stereo Audio DAC System
Accepts 16-/18-/20-/24-Bit Data
Supports 24 Bits, 192 kHz Sample Rate
Accepts a Wide Range of Sample Rates Including:
32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz, 96 kHz, and 192 kHz
Multibit Sigma-Delta Modulator with “Perfect Differential
Linearity Restoration” for Reduced Idle Tones and
Noise Floor
Data Directed Scrambling DAC—Least Sensitive to Jitter
Single-Ended Output for Easy Use
108 dB Signal-to-Noise (Not Muted) at 48 kHz Sample
Rate (A-Weighted Stereo)
109 dB Dynamic Range (Not Muted) at 48 kHz Sample
Rate (A-Weighted Stereo)
–96 dB THD + N (Stereo)
75 dB Stop Band Attenuation
On-Chip Clickless Volume Control
Hardware and Software Controllable Clickless Mute
Serial (SPI) Control for: Serial Mode, Number of Bits,
Sample Rate, Volume, Mute, De-Emphasis
Digital De-Emphasis Processing for 32 kHz, 44.1 kHz,
and 48 kHz Sample Rates
Programmable Dual Fractional-N PLL Clock Generator
27 MHz Master Clock Oscillator
Better than 100 ps rms Master Clock Jitter
Generated System Clocks
SCLK0: 33.8688 MHz
SCLK1: 22.5792 MHz, 24.576 MHz, 33.8688 MHz, or
36.864 MHz
SCLK2: 16.9344 MHz
Flexible Serial Data Port with Right-Justified, Left-
Justified, I2S-Compatible, and DSP Serial Port Modes
28-Lead SSOP Plastic Package
APPLICATIONS
DVD, CD, Home Theater Systems, Automotive Audio
Systems, Sampling Musical Keyboards, Digital Mixing
Consoles, Digital Audio Effects Processors
PRODUCT OVERVIEWThe AD1958 is a complete high-performance single-chip stereo
digital audio playback system. It is comprised of a multibit sigma-
delta modulator, digital interpolation filters, and analog output
drive circuitry with an on-board dual PLL clock generator.
Other features include an on-chip stereo attenuator and mute,
programmed through an SPI-compatible serial control port.
The AD1958 is fully compatible with all known DVD formats
including 96 kHz and 192 kHz sample frequencies and 24 bits.
It also is backwards-compatible by supporting 50 µs/15 µs
digital de-emphasis for “redbook” compact discs, as well as
de-emphasis at 32 kHz and 48 kHz sample rates.
The AD1958 has a simple but flexible serial data input port that
allows for glueless interconnection to a variety of ADCs, DSP
chips, AES/EBU receivers, and sample rate converters. The
AD1958 can be configured in left-justified, I2S, right-justified,
or DSP serial-port-compatible modes. It can support 16, 20,
and 24 bits in all modes. The AD1958 accepts serial audio data
in MSB first, two’s-complement format, and operates from a
single 5 V power supply. It is fabricated on a single monolithic
integrated circuit and housed in a 28-lead SSOP package for
operation over the temperature range –40°C to +105°C.
AD1958–SPECIFICATIONS
TEST CONDITIONS UNLESS OTHERWISE NOTEDSupply Voltages
(AVDD, DVDD, PVDD)5.0 V
Ambient Temperature25°C
Input Clock12.288 MHz (256 × fS Mode)
Input Signal996.0938 Hz,
0 dB Full Scale
Input Sample Rate48 kHz
Measurement Bandwidth20 Hz to 20 kHz
Word Width24 Bits
Load Capacitance100 pF
Load Impedance47 kΩ
Input Voltage HI2.0 V
Input Voltage LO0.8 V
ANALOG PERFORMANCEResolution
Signal-to-Noise Ratio (20 Hz to 20 kHz)
Dynamic Range (20 Hz to 20 kHz, –60 dB Input)
Total Harmonic Distortion + Noise (Stereo)
PLL Performance
Jitter (SCLK0 and SCLK1)
Jitter (MCLK)
Duty Cycle (SCLK0, SCLK1)
Duty Cycle (MCLK)
Analog Outputs
DC Accuracy
Interchannel Crosstalk (EIAJ Method)
Interchannel Phase Deviation
Mute Attenuation
NOTESIn some combinations with Clock Configuration Mode = 1 (see Table III), SCLK will not be 50%.Performance of right and left channels is identical (exclusive of the Interchannel Gain Mismatch and Interchannel Phase Deviation specifications).
Specifications subject to change without notice.
DIGITAL I/O (–40°C to +105°C )Input Voltage HI (VIH)
Input Voltage LO (VIL)
AD1958
TEMPERATURE RANGENOTE
*105°C ambient guaranteed for a 4-layer board, two 1 oz. planes, two 2 oz. signal layers. Derate to 85°C for 2-layer board, 2 oz. layers.
Specifications subject to change without notice.
POWERSpecifications subject to change without notice.
DIGITAL FILTER CHARACTERISTICSSpecifications subject to change without notice.
GROUP DELAYINT4× Mode
Specifications subject to change without notice.
DIGITAL TIMING (Guaranteed over –40°C to +105�C, AVDD = DVDD = PVDD = 5.0 V � 10%)
AD1958
ABSOLUTE MAXIMUM RATINGS*DVDD to DGND . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +6 V
AVDD to DGND . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +6 V
Digital Inputs . . . . . . . . . . DGND – 0.3 V to DVDD + 0.3 V
Analog Inputs . . . . . . . . . . AGND – 0.3 V to AVDD + 0.3 V
AGND to DGND . . . . . . . . . . . . . . . . . . . . –0.3 V to + 0.3 V
Reference Voltage . . . . . . . . . . . . . . . . . . . . . (AVDD + 0.3)/2
Soldering (10 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300°C
*Stresses above those listed under Absolute Maximum Ratings may cause perma-
nent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those listed in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability. Only one absolute
maximum rating may be applied at any one time.
PACKAGE CHARACTERISTICS
PIN CONFIGURATION
CAUTIONESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the AD1958 features proprietary ESD protection circuitry, permanent damage may occur on
devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are
recommended to avoid performance degradation or loss of functionality.
ORDERING GUIDE
PIN FUNCTION DESCRIPTIONS
FUNCTIONAL DESCRIPTION
DACThe AD1958 has two DAC channels arranged as a stereo pair
with single-ended analog outputs. Each channel has its own
independently programmable attenuator, adjustable in 16384
linear steps. Digital inputs are supplied through a serial data
input pin, SDATA, a frame clock, LRCLK, and a bit clock, BLCK.
Each analog output pin sits at a dc level of VREF (present at
FILTR), and swings ±1.585 V for a 0 dB digital input signal.
A single op amp third-order external low-pass filter is recom-
mended to remove high-frequency noise present on the output
into the audio band; care should be exercised in selecting
these components.
The FILTB and FILTR pins should be bypassed by external
capacitors to ground. The FILTB pin is used to reduce the noise
of the internal DAC bias circuitry, thereby reducing the DAC
output noise. The voltage at the VREF pin, FILTR (VREF ~ 2.39 V)
can be used to bias external op amps used to filter the output signals.
The DAC master clock frequency is 256 fS for the 32 kHz–48 kHz
range (8� interpolation, see Table I). For the 96 kHz range (4�
interpolation) this is 128 fS. At 192 kHz (2� interpolation), this
is 64 fS. It is supplied internally from the PLL clock system when
AD1958
Table I.DAC Control Register01 = 4×
10 = 2×
*Default Setting
Table III.PLL Control Register1 = PD
NOTESDefault Setting
2In Mode 1, Frequency Double affects SCLK1 always and SCLK2 in 512 � fS mode.
PLL CLOCK SYSTEMThe PLL clock system is expected to be run from a 27 MHz
master clock supplied by the on-board crystal oscillator or an
external source connected to XIN. With the MCLK mode set
to Output, the 27 MHz clock is buffered out to the MCLK
pin. When set to Input, this pin is the 256 fS master clock input
for the DAC. SCLK0 is always set to 33.8688 MHz. SCLK1 is
intended to be used as a master audio clock and will be a multiple
of the sample rate set in the PLL control register (see Table III).
In Mode 0 (Bit 8), it can be set to 512 or 768 times either
44.1 kHz or 48 kHz. SCLK2 will be 16.3944 MHz (384 �
44.1 kHz). In Mode 1, SCLK1 can be set to 256, 384, 512,
or 768 times 32 kHz, 44.1 kHz, or 48 kHz. SCLK2 can be
set to a constant 22.5792 MHz (512 � 44.1 kHz) or 512 fS.
There are two loop filter pins, LF0 and LF1. They should each
be bypassed to PVDD by a network consisting of a 33 nF capaci-
tor in series with a 750 Ω resistor, paralleled with a 1.8 nF capacitor.
The 27 MHz Master Clock oscillator should have a crystal cut for
an 18 pF load connected between XIN and XOUT, with 22 pF
capacitors connected from XIN and XOUT to PGND.
Table II.DAC Volume RegistersDefault is full volume
RESET/POWER-DOWNRESET will set the control registers to their default settings. The
chip should be reset on power-up. After reset is deasserted, the
part will come out of reset on the next rising LRCLK.
SERIAL CONTROL PORTThe AD1958 has an SPI-compatible control port to permit
programming the internal control registers for the PLL and DAC.
The DAC output levels may be independently programmed
by means of an internal digital attenuator adjustable in 16384
linear steps.
