74VHC174M ,HEX D-TYPE FLIP FLOP WITH CLEAR74VHC174HEX D-TYPE FLIP FLOP WITH CLEAR ■ HIGH SPEED: ..
74VHC175M ,Quad D-Type Flip-Flopapplications where a common Master Reset and Clock areH = HIGH Voltage Levelacceptable.L = LOW Volt ..
74VHC175MTC ,Quad D-Type Flip-FlopFunctional Description Truth TableThe VHC175 consists of four edge-triggered D flip-flopsInputs Out ..
74VHC175MTCX ,Quad D-Type Flip-FlopGeneral Descriptionand two supply systems such as battery backup. This cir-The VHC175 is an advance ..
74VHC175N ,Quad D-Type Flip-FlopGeneral Descriptionand two supply systems such as battery backup. This cir-The VHC175 is an advance ..
74VHC175SJ ,Quad D-Type Flip-FlopFunctional Description Truth TableThe VHC175 consists of four edge-triggered D flip-flopsInputs Out ..
88CNQ060A ,60V 80A Schottky Common Cathode Diode in a D61-8 packageBulletin PD-20058 rev. B 01/0288CNQ060A SeriesSCHOTTKY RECTIFIER 80 AmpNew GenIII D-61 Packag ..
88CNQ060ASL ,60V 80A Schottky Common Cathode Diode in a D61-8-SL packageapplications are in switching power supplies, converters, freewaveformwheeling diodes, and reverse ..
88CNQ060ASM ,60V 80A Schottky Common Cathode Diode in a D61-8-SM packageFeaturesThe 88CNQ060A center tap Schottky rectifier module hasCharacteristics 88CNQ...A Units been ..
88E1040 , Alaska® Quad Gigabit Ethernet Transceivers
74VHC174M
HEX D-TYPE FLIP FLOP WITH CLEAR
1/11June 2001 HIGH SPEED:
fMAX = 175MHz (TYP.) at VCC = 5V LOW POWER DISSIPATION:CC = 4 μA (MAX.) at TA =25°C HIGH NOISE IMMUNITY:NIH = VNIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS SYMMETRICAL OUTPUT IMPEDANCE:OH | = IOL = 8 mA (MIN) BALANCED PROPAGATION DELAYS: PLH ≅ t PHL OPERATING VOLTAGE RANGE:
VCC(OPR) = 2V to 5.5V PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 174 IMPROVED LATCH-UP IMMUNITY LOW NOISE: VOLP = 0.8V (MAX.)
DESCRIPTIONThe 74VHC174 is an advanced high-speed
CMOS HEX D-TYPE FLIP FLOP WITH CLEAR
fabricated with sub-micron silicon gate and
double-layer metal wiring C2 MOS technology.
Information signals applied to D inputs are
transferred to the Q outputs on the positive going
edge of the clock pulse.
When the CLEAR input is held low, the Q outputs
are held low independently of the other inputs.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage. This device can be
used to interface 5V to 3V.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
74VHC174HEX D-TYPE FLIP FLOP WITH CLEAR
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
74VHC1742/11
INPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
TRUTH TABLE X : Don’t Care
LOGIC DIAGRAM This logic diagram has not to be used to estimate propagation delays
74VHC1743/11
ABSOLUTE MAXIMUM RATINGS Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
RECOMMENDED OPERATING CONDITIONS 1) VIN from 30% to 70% of VCC
74VHC1744/11
DC SPECIFICATIONS
74VHC1745/11
AC ELECTRICAL CHARACTERISTICS (Input tr = tf = 3ns)
(*) Voltage range is 3.3V ± 0.3V
(**) Voltage range is 5.0V ± 0.5V
CAPACITIVE CHARACTERISTICS 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/6 (per
Flip-Flop)
74VHC1746/11
DYNAMIC SWITCHING CHARACTERISTICS 1) Worst case package.
2) Max number of outputs defined as (n). Data inputs are driven 0V to 5.0V, (n-1) outputs switching and one output at GND.
3) Max number of data inputs (n) switching. (n-1) switching 0V to 5.0V. Inputs under test switching: 5.0V to threshold (VILD), 0V to threshold
(VIHD), f=1MHz.
TEST CIRCUIT CL =15/50pF or equivalent (includes jig and probe capacitance)
RT = ZOUT of pulse generator (typically 50Ω)
