74SSTVF32852ZKFR ,24-Bit to 48-Bit Registered Buffer with SSTL_2 Inputs and OutputsSN74SSTVF32852 24-BIT TO 48-BIT REGISTERED BUFFERWITH SSTL_2 INPUTS AND OUTPUTSSCES426A – FEBRUARY ..
74TVC16222ADGGRG4 ,22-Bit Voltage Clamp 48-TSSOP -40 to 85maximum ratings over operating free-air temperature range (unless otherwise noted)Input voltage ran ..
74TVC16222ADGVRG4 , 22-BIT VOLTAGE CLAMP
74V1G00CTR ,SINGLE 2-INPUT NAND GATEAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
74V1G02CTR ,SINGLE 2-INPUT NOR GATE74V1G02SINGLE 2-INPUT NOR GATE ■ HIGH SPEED: t = 3.6ns (TYP.) at V = 5VPD CC■ LOW POWER DISSIPATIO ..
74V1G02STR ,SINGLE 2-INPUT NOR GATEAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
87381-9002 , 2.00mm (.079) Pitch Milli-Grid™ Receptacle, Surface Mount, Top Entry, 4.5mm (.177) Height, 0.38μm (15μ) Gold (Au) Plating, with Cap, without Locating Pegs, 6 Circuits
875FU-222M , Fixed Inductors for Surface Mounting
87705-0021 , 1.00mm (.039") Pitch DDR-II DIMM Socket, Vertical, Center Keys, 2.67mm (.105") Tail Length, Beige Latches
87832-1420 , 2.00mm (.079) Pitch Milli-Grid™ Header, Surface Mount, Vertical, Shrouded, Leadfree 14 Circuits, 0.38μm (15μ) Gold (Au) Plating
87C451 ,80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, expanded I/O
87C451 ,80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, expanded I/O
74SSTVF32852ZKFR
24-Bit to 48-Bit Registered Buffer with SSTL_2 Inputs and Outputs
Pinout and Functionality Compatible WithJEDEC Standard SSTV32852 Pinout Optimizes 1U DDR DIMM Layout 600 ps Faster (Simultaneous Switching)
Than the JEDEC Standard SSTV32852 in
PC2700 DIMM Applications 1-to-2 Outputs Support Stacked DDR
DIMMs One Device Per DIMM Required Output Edge-Control Circuitry Minimizes
Switching Noise in an Unterminated Line Supports LVCMOS Switching Levels on the
RESET Input RESET Input Disables Differential Input
Receivers, Resets All Registers, and
Forces All Outputs Low Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
description/ordering informationThis 24-bit to 48-bit registered buffer is designed for 2.3-V to 2.7-V VCC operation.
All inputs are SSTL_2, except the LVCMOS reset (RESET) input. All outputs are edge-controlled circuits,
optimized for unterminated DIMM loads, and meet SSTL_2 Class I specifications.
The SN74SSTVF32852 operates from a differential clock (CLK and CLK). Data are registered at the crossing
of CLK going high and CLK going low.
The device supports low-power standby operation. When RESET is low, the differential input receivers are
disabled, and undriven (floating) data, clock, and reference voltage (V REF ) inputs are allowed. In addition, when
RESET is low, all registers are reset and all outputs are forced low. The LVCMOS RESET input always must
be held at a valid logic high or low level.
To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in
the low state during power up.
ORDERING INFORMATION Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
