74LVC245ATTR ,LOW VOLTAGE CMOS OCTAL BUS TRANSCEIVER (NOT INVERTED) HIGH PERFORMANCE74LVC245ALOW VOLTAGE CMOS OCTAL BUS TRANSCEIVER(NOT INVERTED) HIGH PERFORMANCE ■ 5V TOLERANT INPUT ..
74LVC245ATTR ,LOW VOLTAGE CMOS OCTAL BUS TRANSCEIVER (NOT INVERTED) HIGH PERFORMANCEapplications.This IC is intended for two-way asynchronouscommunication between data buses and thePI ..
74LVC257A ,Quad 2-input multiplexer with 5 V tolerant inputs/outputs (3-State)
74LVC257AD ,Quad 2-input multiplexer with 5 V tolerant inputs/outputs; 3-statePIN CONFIGURATION LOGIC SYMBOL2 35 6 11 10 14 131S 16 VCC21I 15 OE01I 11 2I 2I 3I 3I 4I 4I0 I 0 1 0 ..
74LVC257ADB ,Quad 2-input multiplexer with 5 V tolerant inputs/outputs; 3-stateINTEGRATED CIRCUITS74LVC257AQuad 2-input multiplexer with 5 Volttolerant inputs/outputs (3-State)Pr ..
74LVC257APW ,Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs 3-StateLogic diagram5. Pinning information5.1 Pinning 74LVC257Aterminal 1SV 1 16CCindex area1I0 2 15 OE1I0 ..
81C55 ,2048-Bit CMOS STATIC RAM WITH I/O PORTS AND TIMER
81C55 ,2048-Bit CMOS STATIC RAM WITH I/O PORTS AND TIMER
81CNQ035ASL ,35V 80A Schottky Common Cathode Diode in a D61-8-SL packageFeaturesThe 81CNQ...A center tap Schottky rectifier module series hasbeen optimized for low reverse ..
81CNQ035ASM ,35V 80A Schottky Common Cathode Diode in a D61-8-SM packageBulletin PD-20040 rev. A 09/0181CNQ...A SERIESSCHOTTKY RECTIFIER80 AmpNew GenIII D-61 Package ..
81CNQ040A ,40V 80A Schottky Common Cathode Diode in a D61-8 packageBulletin PD-20040 rev. A 09/0181CNQ...A SERIESSCHOTTKY RECTIFIER80 AmpNew GenIII D-61 Package ..
81CNQ040ASL ,40V 80A Schottky Common Cathode Diode in a D61-8-SL packageapplications are inI Rectangular 80 AF(AV)switching power supplies, converters, free-wheeling diode ..
74LVC245AM-74LVC245ATTR
LOW VOLTAGE CMOS OCTAL BUS TRANSCEIVER (NOT INVERTED) HIGH PERFORMANCE
1/9February 2002 5V TOLERANT INPUTS HIGH SPEED: tPD = 6.3ns (MAX.) at VCC = 3V POWER DOWN PROTECTION ON INPUTS
AND OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE:OH | = IOL = 24mA (MIN) at VCC = 3V PCI BUS LEVELS GUARANTEED AT 24 mA BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL OPERATING VOLTAGE RANGE:CC (OPR) = 1.65V to 3.6V (1.2V Data
Retention) PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 245 LATCH-UP PERFORMANCE EXCEEDS
500mA (JESD 17) ESD PERFORMANCE:
HBM > 2000V (MIL STD 883 method 3015);
MM > 200V
DESCRIPTIONThe 74LVC245A is a low voltage CMOS OCTAL
BUS TRANSCEIVER (3-STATE) fabricated with
sub-micron silicon gate and double-layer metal
wiring C2 MOS technology. It is ideal for 1.65 to 3.6CC operations and low power and low noise
applications.
This IC is intended for two-way asynchronous
communication between data buses and the
direction of data transmission is determined by
DIR input. The enable input G can be used to
disable the device so that the buses are effectively
isolated.
It has more speed performance at 3.3V than 5V
AC/ACT family, combined with a lower power
consumption.
All inputs are equipped with protection circuits
against static discharge, giving them 2KV ESD
immunity and transient excess voltage.
All floating bus terminals during High Z State must
be held HIGH or LOW.
74LVC245ALOW VOLTAGE CMOS OCTAL BUS TRANSCEIVER
(NOT INVERTED) HIGH PERFORMANCE
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
74LVC245A2/9
INPUT AND OUTPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION TRUTH TABLE X : Don’t Care
Z : High Impedance
ABSOLUTE MAXIMUM RATINGS Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
1) IO absolute maximum rating must be observed
2) VO < GND
74LVC245A3/9
RECOMMENDED OPERATING CONDITIONS 1) Truth Table guaranteed: 1.2V to 3.6V
2) VIN from 0.8V to 2V at VCC = 3.0V
DC SPECIFICATIONS
74LVC245A4/9
DYNAMIC SWITCHING CHARACTERISTICS 1) Number of output defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is
measured in the LOW state.
AC ELECTRICAL CHARACTERISTICS 1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switch-
ing in the same direction, either HIGH or LOW (tOSLH = | tPLHm - tPLHn|, tOSHL = | tPHLm - tPHLn|
2) Parameter guaranteed by design
CAPACITIVE CHARACTERISTICS 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/n (per circuit)
74LVC245A5/9
TEST CIRCUIT RT = ZOUT of pulse generator (typically 50Ω)
TEST CIRCUIT AND WAVEFORM SYMBOL VALUE
74LVC245A6/9
WAVEFORM 1: PROPAGATION DELAYS (f=1MHz; 50% duty cycle)
WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle)
