74LVC245A ,Octal Bus Transceiver with 3-state OutputsAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
74LVC245ABQ ,Octal bus transceiver; 3-stateFeatures and benefits 5 V tolerant inputs/outputs for interfacing with 5 V logic Wide supply volt ..
74LVC245AD ,Octal bus transceiver; 3-statePin configuration for SO20 and (T)SSOP20 Fig 4.
74LVC245ADB ,Octal bus transceiver; 3-stateLogic diagram Fig 2. IEC logic symbol74LVC_LVCH245A All information provided in this document is su ..
74LVC245AM ,LOW VOLTAGE CMOS OCTAL BUS TRANSCEIVER (NOT INVERTED) HIGH PERFORMANCEAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
74LVC245APW ,Octal bus transceiver with direction pin with 5-volt tolerant inputs/outputs 3-StateINTEGRATED CIRCUITS74LVC245A/74LVCH245AOctal bus transceiver with direction pinwith 5-volt tolerant ..
8-188275-4 , AMP Micro-Match Miniature Connector System
81C55 ,2048-Bit CMOS STATIC RAM WITH I/O PORTS AND TIMER
81C55 ,2048-Bit CMOS STATIC RAM WITH I/O PORTS AND TIMER
81CNQ035ASL ,35V 80A Schottky Common Cathode Diode in a D61-8-SL packageFeaturesThe 81CNQ...A center tap Schottky rectifier module series hasbeen optimized for low reverse ..
81CNQ035ASM ,35V 80A Schottky Common Cathode Diode in a D61-8-SM packageBulletin PD-20040 rev. A 09/0181CNQ...A SERIESSCHOTTKY RECTIFIER80 AmpNew GenIII D-61 Package ..
81CNQ040A ,40V 80A Schottky Common Cathode Diode in a D61-8 packageBulletin PD-20040 rev. A 09/0181CNQ...A SERIESSCHOTTKY RECTIFIER80 AmpNew GenIII D-61 Package ..
74LVC245A
Octal Bus Transceiver with 3-state Outputs
1/12July 2004 5V TOLERANT INPUTS HIGH SPEED: tPD = 6.3ns (MAX.) at VCC = 3V POWER DOWN PROTECTION ON INPUTS
AND OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 24mA (MIN) at VCC = 3V PCI BUS LEVELS GUARANTEED AT 24 mA BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL OPERATING VOLTAGE RANGE:
VCC(OPR) = 1.65V to 3.6V (1.2V Data
Retention) PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 245 LATCH-UP PERFORMANCE EXCEEDS
500mA (JESD 17) ESD PERFORMANCE:
HBM > 2000V (MIL STD 883 method 3015);
MM > 200V
DESCRIPTIONThe 74LVC245A is a low voltage CMOS OCTAL
BUS TRANSCEIVER (3-STATE) fabricated with
sub-micron silicon gate and double-layer metal
wiring C2 MOS technology. It is ideal for 1.65 to 3.6CC operations and low power and low noise
applications.
This IC is intended for two-way asynchronous
communication between data buses and the
direction of data transmission is determined by
DIR input. The enable input G can be used to
disable the device so that the buses are effectively
isolated.
It has more speed performance at 3.3V than 5V
AC/ACT family, combined with a lower power
consumption.
All inputs are equipped with protection circuits
against static discharge, giving them 2KV ESD
immunity and transient excess voltage.
All floating bus terminals during High Z State must
be held HIGH or LOW.
74LVC245ALOW VOLTAGE CMOS OCTAL BUS TRANSCEIVER
(NOT INVERTED) HIGH PERFORMANCE
Figure 1: Pin Connection And IEC Logic Symbols
Table 1: Order Codes Rev. 4
74LVC245A2/12
Figure 2: Input And Output Equivalent Circuit
Table 2: Pin Description Table 3: Truth Table X : Don’t Care
Z : High Impedance
Table 4: Absolute Maximum Ratings Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
1) IO absolute maximum rating must be observed
2) VO < GND
74LVC245A3/12
Table 5: Recommended Operating Conditions 1) Truth Table guaranteed: 1.2V to 3.6V
2) VIN from 0.8V to 2V at VCC = 3.0V
Table 6: DC Specifications
74LVC245A4/12
Table 7: Dynamic Switching Characteristics 1) Number of output defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is
measured in the LOW state.
Table 8: AC Electrical Characteristics 1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switch-
ing in the same direction, either HIGH or LOW (tOSLH = | tPLHm - tPLHn|, tOSHL = | tPHLm - tPHLn|
2) Parameter guaranteed by design
Table 9: Capacitive Characteristics 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/n (per circuit)
74LVC245A5/12
Figure 3: Test Circuit RT = ZOUT of pulse generator (typically 50Ω)
Table 10: Test Circuit And Waveform Symbol Value
Figure 4: Waveform - Propagation Delays (f=1MHz; 50% duty cycle)
74LVC245A6/12
Figure 5: Waveform - Output Enable And Disable Time (f=1MHz; 50% duty cycle)
