74LVC1G74GM ,74LVC1G74; Single D-type flip-flop with set and reset; positive edge trigger 74LVC1G74Single D-type flip-flop with set and reset; positive edge triggerRev. 12 — 2 April 2013 P ..
74LVC1G74GM ,74LVC1G74; Single D-type flip-flop with set and reset; positive edge triggerFEATURES DESCRIPTION• Wide supply voltage range from 1.65 V to 5.5 V The 74LVC1G74 is a high-perfor ..
74LVC1G74GT ,Single D-type flip-flop with set and reset; positive edge triggerFeatures and benefits Wide supply voltage range from 1.65 V to 5.5 V 5 V tolerant inputs for inte ..
74LVC1G79GM ,74LVC1G79; Single D-type flip-flop; positive edge triggerLogic diagram6. Pinning information6.1 Pinning 74LVC1G7974LVC1G79D 1 6 VCCDV 1 5CCCP 2 5 n.c.CP 2GN ..
74LVC1G79GV ,74LVC1G79; Single D-type flip-flop; positive edge triggerFeatures and benefits Wide supply voltage range from 1.65 V to 5.5 V High noise immunity Complie ..
74LVC1G79GW ,74LVC1G79; Single D-type flip-flop; positive edge triggerFEATURES DESCRIPTION• Wide supply voltage range from 1.65 V to 5.5 V The 74LVC1G79 is a high-perfor ..
81487EIB ,【15kV ESD Protected, 1/8 Unit Load, 5V, Low Power, High Speed or Slew Rate Limited, RS-485/RS-422 Transceivers
8155H-2 , 2048-BIT STATIC HMOS RAM WITH I/O PORTS AND TIMER
8169 ,DIGITAL AUDIO PROCESSOR WITH MULTICHANNEL DDX⑩applications with commercial audio D/A converters. The output sampling frequency is fixed at 48 kHz ..
8-188275-4 , AMP Micro-Match Miniature Connector System
81C55 ,2048-Bit CMOS STATIC RAM WITH I/O PORTS AND TIMER
81C55 ,2048-Bit CMOS STATIC RAM WITH I/O PORTS AND TIMER
74LVC1G74DP-74LVC1G74GM
74LVC1G74; Single D-type flip-flop with set and reset; positive edge trigger
Philips Semiconductors Product specification
Single D-type flip-flop with set and
reset; positive edge trigger 74L VC1G74
FEATURES Wide supply voltage range from 1.65Vto 5.5V5 V tolerant inputs for interfacing with 5 V logic High noise immunity Complies with JEDEC standard: JESD8-7 (1.65 Vto 1.95V) JESD8-5 (2.3Vto 2.7V) JESD8B/JESD36 (2.7Vto 3.6V).
•±24 mA output drive (VCC= 3.0V) ESD protection: HBM EIA/JESD22-A114-B exceeds 2000V MM EIA/JESD22-A115-A exceeds 200V. CMOS low power consumption Latch-up performance exceeds 250 mA Direct interface with TTL levels Inputs accept voltages up to 5V Multiple package options Specified from −40°Cto +85°C and −40°Cto +125 °C.
DESCRIPTIONThe 74LVC1G74 is a high-performance, low-voltage,
Si-gate CMOS device, superiorto most advanced CMOS
compatible TTL families.
The 74LVC1G74isa single positive edge triggered D-type
flip-flop with individual data (D) inputs, clock (CP) inputs,
set (SD) and (RD) inputs, and complementary Q andQ
outputs.
This device is fully specified for partial power down
applications using Ioff. TheIoff circuitry disables the output,
preventing damaging backflow current through the device
when it is powered down.
The set and reset are asynchronous active LOW inputs
and operate independently of the clock input. Information
on the data input is transferred to the Q output on the
LOW-to-HIGH transition of the clock pulse. The D inputs
mustbe stable one set-up time priorto the LOW-to-HIGH
clock transition, for predictable operation.
Schmitt-trigger actionatall inputs makes the circuit highly
tolerant to slower input rise and fall times.
QUICK REFERENCE DATAGND=0 V; Tamb =25 °C; tr =tf≤ 2.5 ns.
Notes CPD is used to determine the dynamic power dissipation (PDin μW). =CPD× VCC2×fi× N+ Σ(CL× VCC2×fo) where:= input frequency in MHz;= output frequency in MHz;= output load capacitance in pF;
VCC= supply voltage in Volts;= number of inputs switching;
Σ(CL× VCC2×fo)= sum of the outputs. The condition is VI= GND to VCC.
Philips Semiconductors Product specification
Single D-type flip-flop with set and
reset; positive edge trigger 74L VC1G74
FUNCTION TABLES
Table 1 Asynchronous operation. See note1.
Table 2 Synchronous operation. See note1.
Note to Tables 1 and2 H= HIGH voltage level;= LOW voltage level;= don’t care;= LOW-to-HIGH CP transition;
Qn+1= state after the next LOW-to-HIGH CP transition.
ORDERING INFORMATION
PINNING
Philips Semiconductors Product specification
Single D-type flip-flop with set and
reset; positive edge trigger 74L VC1G74
Philips Semiconductors Product specification
Single D-type flip-flop with set and
reset; positive edge trigger 74L VC1G74
Philips Semiconductors Product specification
Single D-type flip-flop with set and
reset; positive edge trigger 74L VC1G74
RECOMMENDED OPERATING CONDITIONS
LIMITING VALUES accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referencedto GND (ground=0 V).
Notes The input and output voltage ratings may be exceeded if the input and output current ratings are observed. When VCC=0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.
Philips Semiconductors Product specification
Single D-type flip-flop with set and
reset; positive edge trigger 74L VC1G74
CHARACTERISTICSAt recommended operating conditions; voltages are referenced to GND (ground=0 V).
Philips Semiconductors Product specification
Single D-type flip-flop with set and
reset; positive edge trigger 74L VC1G74
Note All typical values are measured at Tamb =25 °C.
Philips Semiconductors Product specification
Single D-type flip-flop with set and
reset; positive edge trigger 74L VC1G74
CHARACTERISTICSGND=0V.
Philips Semiconductors Product specification
Single D-type flip-flop with set and
reset; positive edge trigger 74L VC1G74
