74LV374DB ,Octal D-type flip-flop; positive edge-trigger 3-StateINTEGRATED CIRCUITS74LV374Octal D-type flip-flop; positive edge-trigger (3-State)Product specificat ..
74LV374DB ,Octal D-type flip-flop; positive edge-trigger 3-StatePIN CONFIGURATION LOGIC SYMBOL11OE 1 20 VCCQ0 2 19 Q7CPD0 3 18 D73D0Q02D1 4 17 D6D14Q15Q1 5 16 Q6D2 ..
74LV374N ,Octal D-type flip-flop; positive edge-trigger; 3-stateFEATURES DESCRIPTIONThe 74LV374 is a low-voltage Si-gate CMOS device and is pin and• Wide operatin ..
74LV374PW ,Octal D-type flip-flop; positive edge-trigger; 3-stateapplications. A clock input (CP) and an output enableinput (OE) are common to all flip-flops. The 74L ..
74LV374PW ,Octal D-type flip-flop; positive edge-trigger; 3-state
74LV374PW ,Octal D-type flip-flop; positive edge-trigger; 3-state
7WBD3125USG , 2-Bit Translating Bus Switch
8.192 , 64-Pin 8-Bit Flash Microcontroller Product Brief
8.192 , 64-Pin 8-Bit Flash Microcontroller Product Brief
80021012A ,Octal Bus Transceivers With 3-State OutputsLogic Diagram (Positive Logic)1DIR19OE2A118B1To Seven Other ChannelsCopyright 2016, Texas Instrume ..
8035AHL , HMOS SINGLE-COMPONENT 8-BIT MICROCONTROLLER
8041-05-011 , DIP Reed Relays
74LV374D-74LV374DB-74LV374N
Octal D-type flip-flop; positive edge-trigger 3-State
Product specification
Supersedes data of 1996 Feb
IC24 Data Handbook
1997 Mar 20
Philips Semiconductors Product specification
74LV374Octal D-type flip-flop; positive edge-trigger (3-State)
FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for Low Voltage applications: 1.0 to 3.6V Accepts TTL input levels between VCC = 2.7V and VCC = 3.6V Typical VOLP (output ground bounce) 0.8V @ VCC = 3.3V,
Tamb = 25°C Typical VOHV (output VOH undershoot) 2V @ VCC = 3.3V,
Tamb = 25°C Common 3-State output enable input Output capability: bus driver ICC category: MSI
DESCRIPTIONThe 74LV374 is a low-voltage Si-gate CMOS device and is pin and
function compatible with 74HC/HCT374.
The 74LV374 is an octal D-type flip–flop featuring separate D-type
inputs for each flip-flop and 3-state outputs for bus oriented
applications. A clock (CP) and an output enable (OE) input are
common to all flip-flops.
The eight flip-flops will store the state of their individual D-inputs that
meet the set-up and hold times requirements on the LOW-to-HIGH
CP transition.
When OE is LOW, the contents of the eight flip-flops is available at
the outputs. When OE is HIGH, the outputs go to the high
impedance OFF-state. Operation of the OE input does not affect the
state of the flip-flops.
QUICK REFERENCE DATAGND = 0V; Tamb = 25°C; tr =tf 2.5 ns
NOTES: CPD is used to determine the dynamic power dissipation (PD in μW)
PD = CPD VCC2 x fi (CL VCC2 fo) where:
fi = input frequency in MHz; CL = output load capacity in pF;
fo = output frequency in MHz; VCC = supply voltage in V;
(CL VCC 2 fo) = sum of the outputs. The condition is VI = GND to VCC
ORDERING INFORMATION
PIN DESCRIPTION
FUNCTION TABLE = HIGH voltage level = HIGH voltage level one set-up time prior to the
LOW-to-HIGH CP transition = LOW voltage level = LOW voltage level one set-up time prior to the
LOW-to-HIGH CP transition = High impedance OFF-state↑ = LOW–to–HIGH clock transition
Philips Semiconductors Product specification
74LV374Octal D-type flip-flop; positive edge-trigger (3-State)
PIN CONFIGURATION
LOGIC SYMBOL (IEEE/IEC)
LOGIC SYMBOL
FUNCTIONAL DIAGRAM
LOGIC DIAGRAM
Philips Semiconductors Product specification
74LV374Octal D-type flip-flop; positive edge-trigger (3-State)
ABSOLUTE MAXIMUM RATINGS1, 2In accordance with the Absolute Maximum Rating System (IEC 134)
Voltages are referenced to GND (ground = 0V)
NOTES: Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
RECOMMENDED OPERATING CONDITIONS
NOTES: The LV is guaranteed to function down to VCC = 1.0V (input levels GND or VCC); DC characteristics are guaranteed from VCC = 1.2V to VCC = 5.5V.
Philips Semiconductors Product specification
74LV374Octal D-type flip-flop; positive edge-trigger (3-State)
DC CHARACTERISTICS FOR THE LV FAMILYOver recommended operating conditions voltages are referenced to GND (ground = 0V)
NOTE:
Philips Semiconductors Product specification
74LV374Octal D-type flip-flop; positive edge-trigger (3-State)
AC CHARACTERISTICSGND = 0V; tr = tf = 2.5ns; CL = 50pF; RL = 500Ω
NOTE: Unless otherwise stated, all typical values are at Tamb = 25°C. Typical value measured at VCC = 3.3V. Typical value measured at VCC = 5.0V.
