IC Phoenix
 
Home ›  7716 > 74HC138D--74HC138DB-74HC138N-74HCT138BQ-74HCT138N-74HCT138PW,74HC/HCT138; 3-to-8 line decoder/demultiplexer; inverting
74HC138D--74HC138DB-74HC138N-74HCT138BQ-74HCT138N Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
74HC138D- |74HC138DPHIN/a326avai3-to-8 line decoder, demultiplexer; inverting
74HC138DBPHIN/a171avai3-to-8 line decoder, demultiplexer; inverting
74HC138NPHIN/a850avai74HC/HCT138; 3-to-8 line decoder/demultiplexer; inverting
74HCT138BQPHILIPSN/a6avai3-to-8 line decoder, demultiplexer; inverting
74HCT138NPHN/a147avai3-to-8 line decoder, demultiplexer; inverting
74HCT138PWPHIN/a2500avai74HC/HCT138; 3-to-8 line decoder/demultiplexer; inverting


74HCT138PW ,74HC/HCT138; 3-to-8 line decoder/demultiplexer; invertingLogic diagram5. Pinning information5.1 Pinning 74HC138BQ74HCT138BQ74HC13874HCT138terminal 1index ar ..
74HCT138PW ,74HC/HCT138; 3-to-8 line decoder/demultiplexer; invertingGeneral descriptionThe 74HC138; 74HCT138 is a high-speed Si-gate CMOS device and is pin compatible ..
74HCT138PW ,74HC/HCT138; 3-to-8 line decoder/demultiplexer; invertingFEATURES The 74HC/HCT138 decoders accept three binaryweighted address inputs (A , A , A ) and when ..
74HCT139 ,Dual 2-to-4 line decoder/demultiplexer
74HCT139 ,Dual 2-to-4 line decoder/demultiplexer
74HCT139D ,Dual 2-to-4 line decoder/demultiplexerLogic diagram (one decoder/demultiplexer)5. Pinning information5.1 Pinning +&+&7(9$ ..
74VHC123AMTC ,Dual Retriggerable Monastable MultivibratorGeneral Descriptionapplied to the input pins without regard to the supply volt-The VHC123A is an ad ..
74VHC123AMTCX ,Dual Retriggerable Monastable MultivibratorGeneral Descriptionapplied to the input pins without regard to the supply volt-The VHC123A is an ad ..
74VHC123AMX ,Dual Retriggerable Monastable MultivibratorGeneral Descriptionapplied to the input pins without regard to the supply volt-The VHC123A is an ad ..
74VHC123ASJ ,Dual Retriggerable Monastable MultivibratorFeaturesinput, either of which can be used as an inhibit input. Alsoincluded is a clear input that ..
74VHC123ASJX ,Dual Retriggerable Monastable MultivibratorFeaturesinput, either of which can be used as an inhibit input. Alsoincluded is a clear input that ..
74VHC123ASJX ,Dual Retriggerable Monastable MultivibratorBlock DiagramsNote A: C , R , D are external Capacitor, Resistor, and Diode, respectively.x x xNote ..


74HC138D--74HC138DB-74HC138N-74HCT138BQ-74HCT138N-74HCT138PW
74HC/HCT138; 3-to-8 line decoder/demultiplexer; inverting

Philips Semiconductors Product specification
3-to-8 line decoder/demultiplexer; inverting 74HC/HCT138
FEATURES
Demultiplexing capability Multiple input enable for easy expansion Ideal for memory chip select decoding Active LOW mutually exclusive outputs Output capability: standard ICC category: MSI
GENERAL DESCRIPTION

The 74HC/HCT138 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT138 decoders accept three binary
weighted address inputs (A0, A1, A2) and when enabled,
provide 8 mutually exclusive active LOW outputs (Y0to
Y7).
The “138” features three enable inputs: two active LOW
(E1 and E2) and one active HIGH (E3). Every output will be
HIGH unlessE1 andE2 are LOW and E3 is HIGH.
This multiple enable function allows easy parallel
expansion of the “138” to a 1-of-32 (5 lines to 32 lines)
decoder with just four “138” ICs and one inverter.
The ”138” can be used as an eight output demultiplexer by
using one of the active LOW enable inputs as the data
input and the remaining enable inputs as strobes. Unused
enable inputs must be permanently tied to their
appropriate active HIGH or LOW state.
The ”138” is identical to the “238” but has inverting outputs.
QUICK REFERENCE DATA

GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
Notes
CPD is used to determine the dynamic power dissipation (PDin μW): = CPD× VCC2×fi +∑ (CL× VCC2×fo) where: = input frequency in MHz = output frequency in MHz (CL× VCC2×fo) = sum of outputs= output load capacitance in pF
VCC= supply voltage in V For HC the condition is VI= GND to VCC
For HCT the condition is VI= GND to VCC− 1.5 V
ORDERING INFORMATION

See “74HC/HCT/HCU/HCMOS Logic Package Information”.
Philips Semiconductors Product specification
3-to-8 line decoder/demultiplexer; inverting 74HC/HCT138
PIN DESCRIPTION
Philips Semiconductors Product specification
3-to-8 line decoder/demultiplexer; inverting 74HC/HCT138
FUNCTION TABLE
Notes
H= HIGH voltage level= LOW voltage level = don’t care
Philips Semiconductors Product specification
3-to-8 line decoder/demultiplexer; inverting 74HC/HCT138
DC CHARACTERISTICS FOR 74HC

For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
AC CHARACTERISTICS FOR 74HC

GND = 0 V; tr = tf = 6 ns; CL = 50 pF
Philips Semiconductors Product specification
3-to-8 line decoder/demultiplexer; inverting 74HC/HCT138
DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
Note to HCT types

The value of additional quiescent supply current (ΔICC) for a unit load of 1 is given in the family specifications. To
determine ΔICC per input, multiply this value by the unit load coefficient shown in the table below.
AC CHARACTERISTICS FOR 74HCT

GND = 0 V; tr = tf = 6 ns; CL = 50 pF
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED