IC Phoenix
 
Home ›  7710 > 74ALVT16601DGG-74ALVT16601DL-AV16601 DGG,18-bit universal bus transceiver 3-State
74ALVT16601DGG-74ALVT16601DL-AV16601 DGG Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
74ALVT16601DGGPHILIPSN/a4000avai18-bit universal bus transceiver 3-State
74ALVT16601DLPHIN/a250avai18-bit universal bus transceiver; 3-state
74ALVT16601DLPHILIPSN/a50avai18-bit universal bus transceiver; 3-state
AV16601 DGG |AV16601DGGPhilipsN/a2410avai18-bit universal bus transceiver 3-State


74ALVT16601DGG ,18-bit universal bus transceiver 3-StateINTEGRATED CIRCUITS74ALVT1660118-bit universal bus transceiver (3-State)Product specification 1998 ..
74ALVT16601DL ,18-bit universal bus transceiver; 3-stateFEATURES DESCRIPTIONThe 74ALVT16601 is a high-performance BiCMOS product• 18-bit bidirectional bus ..
74ALVT16601DL ,18-bit universal bus transceiver; 3-stateINTEGRATED CIRCUITS74ALVT1660118-bit universal bus transceiver (3-State)Product specification 1998 ..
74ALVT16646DGG ,2.5V/3.3V 16-bus transceiver 3-State
74ALVT16646DL ,74ALVT16646; 2.5V/3.3V 16-bus transceiver (3-State)
74ALVT16652DGG ,2.5V/3.3V 16-bit bus transceiver/register (3-State)INTEGRATED CIRCUITS74ALVT166522.5V/3.3V 16-bit bus transceiver/register(3-State)Product specificati ..
74HC573BQ ,74HC/HCT573; Octal D-type transparent latch; 3-stateapplications.the high impedance OFF-state.and “373”A latch enable (LE) input and anOperation of the ..
74HC573D ,Octal D-type transparent latch; 3-stateINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC573DB ,74HC/HCT573; Octal D-type transparent latch; 3-stateINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC573DB ,74HC/HCT573; Octal D-type transparent latch; 3-stateapplications. A latch enable (LE) input and an output enable (OE) input are common to all latches.W ..
74HC573N ,Octal D-type transparent latch; 3-stateINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC573PW ,74HC/HCT573; Octal D-type transparent latch; 3-stateINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..


74ALVT16601DGG-74ALVT16601DL-AV16601 DGG
18-bit universal bus transceiver 3-State
Product specification
Supersedes data of 1996 Nov 14
IC23 Data Handbook
1998 Feb 13
Philips Semiconductors Product specification
74ALVT166012.5V/3.3V 18-bit universal bus transceiver (3-State)
FEATURES
18-bit bidirectional bus interface 5V I/O Compatible 3-State buffers Output capability: +64mA/-32mA TTL input and output switching levels Input and output interface capability to systems at 5V supply Bus-hold data inputs eliminate the need for external pull-up
resistors to hold unused inputs Live insertion/extraction permitted Power-up reset Power-up 3-State No bus current loading when output is tied to 5V bus Positive edge triggered clock inputs Latch-up protection exceeds 500mA per JEDEC Std 17 ESD protection exceeds 2000V per MIL STD 883 Method 3015
and 200V per Machine Model
DESCRIPTION

The 74ALVT16601 is a high-performance BiCMOS product
designed for VCC operation at 2.5V and 3.3V with I/O compatibility
up to 5V.
This device is an 18-bit universal transceiver featuring non-inverting
3-State bus compatible outputs in both send and receive directions.
Data flow in each direction is controlled by output enable (OEAB and
OEBA), latch enable (LEAB and LEBA), and clock (CPAB and
CPBA) inputs. For A-to-B data flow, the device operates in the
transparent mode when LEAB is High. When LEAB is Low, the A
data is latched if CPAB is held at a High or Low logic level. If LEAB
is Low, the A-bus data is stored in the latch/flip-flop on the
Low-to-High transition of CPAB. When OEAB is Low, the outputs are
active. When OEAB is High, the outputs are in the high-impedance
state. The clocks can be controlled with the clock-enable inputs
(CEBA/CEAB).
Data flow for B-to-A is similar to that of A-to-B but uses OEBA,
LEBA and CPBA.
Active bus-hold circuitry is provided to hold unused or floating data
inputs at a valid logic level.
QUICK REFERENCE DATA
ORDERING INFORMATION
PIN DESCRIPTION
Philips Semiconductors Product specification
74ALVT166012.5V/3.3V 18-bit universal bus transceiver (3-State)
PIN CONFIGURATION
FUNCTION TABLE

X = Don’t care
H = High voltage level
L = Low voltage level= Low to High
Z = High impedance “off ” state
† = A-to-B data flow is shown: B-to-A flow is similar but uses
OEBA, LEBA, CPBA, and CEBA. = Output level before the indicated steady-state input conditions
were established.
§ = Output level before the indicated steady-state input conditions
were established, provided that CPAB was Low before LEAB
went Low.
Philips Semiconductors Product specification
74ALVT166012.5V/3.3V 18-bit universal bus transceiver (3-State)
LOGIC SYMBOL (Positive Logic)
ABSOLUTE MAXIMUM RATINGS 1, 2
NOTES:
Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction
temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
Philips Semiconductors Product specification
74ALVT166012.5V/3.3V 18-bit universal bus transceiver (3-State)
RECOMMENDED OPERATING CONDITIONS
DC ELECTRICAL CHARACTERISTICS (3.3V 0.3V RANGE)
NOTES:
All typical values are at VCC = 3.3V and Tamb = 25°C. This is the increase in supply current for each input at the specified voltage level other than VCC or GND This parameter is valid for any VCC between 0V and 1.2V with a transition time of up to 10msec. From VCC = 1.2V to VCC = 3.3V ± 0.3V a
transition time of 100μsec is permitted. This parameter is valid for Tamb = 25°C only. Unused pins at VCC or GND. ICCZ is measured with outputs pulled up to VCC or pulled down to ground.
Philips Semiconductors Product specification
74ALVT166012.5V/3.3V 18-bit universal bus transceiver (3-State)
AC CHARACTERISTICS (3.3V 0.3V RANGE)

GND = 0V; tR = tF = 2.5ns; CL = 50pF; RL = 500Ω; Tamb = –40°C to +85°C.
NOTE:
All typical values are at VCC = 3.3V and Tamb = 25°C.
AC SETUP REQUIREMENTS (3.3V 0.3V RANGE)

GND = 0V; tR = tF = 2.5ns; CL = 50pF, RL = 500Ω; Tamb = –40°C to +85°C.
NOTE:
All typical values are at VCC = 3.3V and Tamb = 25°C.
Philips Semiconductors Product specification
74ALVT166012.5V/3.3V 18-bit universal bus transceiver (3-State)
DC ELECTRICAL CHARACTERISTICS (2.5V 0.2V RANGE)
NOTES:
All typical values are at VCC = 2.5V and Tamb = 25°C. This is the increase in supply current for each input at the specified voltage level other than VCC or GND This parameter is valid for any VCC between 0V and 1.2V with a transition time of up to 10msec. From VCC = 1.2V to VCC = 2.5V ± 0.2V a
transition time of 100μsec is permitted. This parameter is valid for Tamb = 25°C only. Unused pins at VCC or GND. ICCZ is measured with outputs pulled up to VCC or pulled down to ground. Not guaranteed. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED