74ACT11286D ,5 V, 8-bit odd/even parity generator/checker with bus drive I/O portfeatures a local output for parity checking and abus-driving parity I/O port for parity generation/ ..
74ACT11286N ,5 V, 8-bit odd/even parity generator/checker with bus drive I/O port
74ACT11373 ,Octal Transparent D-Type Latches With 3-State Outputsfeatures 3-state outputs designed specifically for driving highly-capacitive or relativelylow-imped ..
74ACT11373DWR ,Octal Transparent D-Type Latches With 3-State Outputsmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage ra ..
74ACT11377 ,OCTAL D-TYPE FLIP-FLOP WITH CLOCK ENABLE
74ACT11640NT ,Octal Bus Transceivers 24-PDIP -40 to 85
74HC157N ,Quad 2-input multiplexerLogic diagram Fig 2. logic symbol74HC_HCT157 All information provided in this document is subject t ..
74HC157PW ,74HC/HCT157; Quad 2-input multiplexerGeneral descriptionThe 74HC157; 74HCT157 is a high-speed Si-gate CMOS device and is pin compatible ..
74HC157PW ,74HC/HCT157; Quad 2-input multiplexerINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC157PW ,74HC/HCT157; Quad 2-input multiplexer 74HC157; 74HCT157Quad 2-input multiplexerRev. 6 — 27 August 2012 Product data sheet1.
74HC158 ,inverting
74HC158 ,inverting
74ACT11286D
9-Bit Parity Generators/Checkers With Bus Driver Parity I/O Ports
Center-Pin VCC and GND ConfigurationsMinimize High-Speed Switching Noise EPIC� (Enhanced-Performance Implanted
CMOS) 1-�m Process 500-mA Typical Latch-Up Immunity at
125°C Package Options Include Plastic
Small-Outline (D) Packages and Standard
Plastic 300-mil DIPs (N)
descriptionThe 74ACT11286 universal 9-bit parity generator/checker features a local output for parity checking and a
bus-driving parity I/O port for parity generation/checking. The word-length capability is easily expanded by
cascading.
The XMIT control input is implemented specifically to accommodate cascading. When the XMIT is low, the parity
tree is disabled and the PARITY ERROR output remains at a high logic level, regardless of the input levels.
When XMIT is high, the parity tree is enabled. PARITY ERROR indicates a parity error when either an even
number of inputs (A through I) are high and PARITY I/O is forced to a low logic level, or when an odd number
of inputs are high and PARITY I/O is forced to a high logic level.
The I/O control circuitry is designed so that the I/O port remains in the high-impedance state during power up
or power down, to prevent bus glitches.
The 74ACT11286 is characterized for operation from −40°C to 85°C.
FUNCTION TABLEh = high input level, H = high output level, I = low input level,
L = low output level
