XC145481DW ,3 V PCM Codec-Filter
XC145481DW ,3 V PCM Codec-Filter
XC1701LPC20C ,Configuration PROMs0RXC1700E and XC1700L Series Configuration PROMs08DS027 (v3.1) July 5, 2000 Product Specification
XC1701LPC20I ,Configuration PROMswww.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their ..
XC1701LPD8C ,Configuration PROMs0RXC1700E and XC1700L Series Configuration PROMs08DS027 (v3.1) July 5, 2000 Product Specification
XC1701LPD8I ,Configuration PROMswww.xilinx.com DS027 (v3.1) July 5, 20001-800-255-7778 Product SpecificationRXC1700E and XC1700L Se ..
XC95144 ,XC95144: 5V ISP CPLD FamilyFeaturesspecific operating conditions using the following equation:• 7.5 ns pin-to-pin logic delays ..
XC95144-10PQ100I ,XC95144 In-System Programmable CPLD1
XC145481DW
3 V PCM Codec-Filter
Product Preview -
The XC145481 is a general purpose per channel PCM Codec–Filter with pin
selectable Mu–Law or A–Law companding, and is offered in 20–pin DIP, SOG,
and SSOP packages. This device performs the voice digitization and
reconstruction as well as the band limiting and smoothing required for PCM
systems. This device is designed to operate in both synchronous and
asynchronous applications and contains an on–chip precision reference
voltage.
This device has an input operational amplifier whose output is the input to the
encoder section. The encoder section immediately low–pass filters the analog
signal with an active R–C filter to eliminate very high frequency noise from being
modulated down to the passband by the switched capacitor filter. From the
active R–C filter, the analog signal is converted to a differential signal. From this
point, all analog signal processing is done differentially. This allows processing
of an analog signal that is twice the amplitude allowed by a single–ended
design, which reduces the significance of noise to both the inverted and
non–inverted signal paths. Another advantage of this differential design is that
noise injected via the power supplies is a common–mode signal that is
cancelled when the inverted and non–inverted signals are recombined. This
dramatically improves the power supply rejection ratio.
After the differential converter, a differential switched capacitor filter
bandpasses the analog signal from 200 Hz to 3400 Hz before the signal is
digitized by the differential compressing A/D converter.
The decoder accepts PCM data and expands it using a differential D/A
converter. The output of the D/A is low–pass filtered at 3400 Hz and sinX/X
compensated by a differential switched capacitor filter. The signal is then filtered
by an active R–C filter to eliminate the out of band energy of the switched
capacitor filter.
The XC145481 PCM Codec–Filter accepts a variety of clock formats,
including Short Frame Sync, Long Frame Sync, IDL, and GCI timing
environments.
The XC145481 PCM Codec–Filter utilizes CMOS due to its reliable
low–power performance and proven capability for complex analog/digital VLSI
functions. Single 3 V Power Supply Typical Power Dissipation of 12 mW, Power–Down of 0.01 mW Fully Differential Analog Circuit Design for Lowest Noise Transmit Band–Pass and Receive Low–Pass Filters On–Chip Active R–C Pre–Filtering and Post–Filtering Mu–Law and A–Law Companding by Pin Selection On–Chip Precision Reference Voltage (0.886 V) for a –5 dBm TLP @ 600 Ω Push–Pull 300 Ω Power Drivers with External Gain Adjust
Order this document
by XC145481/D-
SEMICONDUCTOR TECHNICAL DATA
