VSP5010PMR ,12-bit, 30 MSPS 2-Channel AFE for CCD/CMOS/CIS Sensors 64-LQFP -25 to 85FEATURES APPLICATIONS• Copiers2• Dual-Channel CCD Processing:• Scanners– Correlated Double Sampler ..
VSP9402A , PRIMUS Powerful Scan-Rate Converter including Multistandard Color Decoder
VSP9405B , PRIMUS Powerful Scan-Rate Converter including Multistandard Color Decoder
VSP9407B , PRIMUS Powerful Scan-Rate Converter including Multistandard Color Decoder
VSP9407B , PRIMUS Powerful Scan-Rate Converter including Multistandard Color Decoder
VSP9415B , PRIMUS Powerful Scan-Rate Converter including Multistandard Color Decoder
WPC8769LDG , Mobile Embedded Controller with SPI™ Flash Interface and MCE-Compliant CIR Port
WPM2015 , Single P-Channel, -20V, -2.4A, Power MOSFET Excellent ON resistance for higher DC current
WPM2026 , Single P-Channel, -20V, -3.2A, Power MOSFET Supper high density cell design
WPM2341A , P-Channel Enhancement Mode Mosfet Higher Efficiency Extending Battery Life
WPM3005 , Single P-Channel, -30V, -4.1A, Power MOSFET Supper high density cell design
WPM3012 , Single P-Channel, -30V, -3.1A, Power MOSFET Supper high density cell design
VSP5010-VSP5010PMR
12-bit, 30 MSPS 2-Channel AFE for CCD/CMOS/CIS Sensors 64-LQFP -25 to 85
VSP5010
PRODUCT PREVIEW
1FEATURES APPLICATIONS
DESCRIPTION
VSP5010
www.ti.com................................................................................................................................................................................................ SBES014–AUGUST 2008
12-Bit, 31-MSPS, Dual-Channel
CCD ANALOG FRONT-END FOR DIGITAL COPIERS Copiers Dual-Channel CCD Processing: Scanners– Correlated Double Sampler (CDS) Facsimiles– Sample-and-Hold Mode (S/H) Digital Programmable Amplifier CCD Offset Correction (OB Loop) The VSP5010 isa complete application-specific•
High-Performance ADC: standard product (ASP) for charge-coupled device
– 12-Bit Resolution (CCD) line sensor applications such as copiers,
scanners, and facsimiles. The VSP5010 provides two
– INL:±2 LSBindependent line-processing channels, and performs
– DNL: ±0.5 LSB analog front-end (AFE) data processing and
– No Missing Codes Ensured analog-to-digital conversion. Each channel features
correlated double sampling (CDS) and•
High-Speed Operation:sample-and-hold (S/H) processing stages, 14
– Sample Rate:31 MHz (max, Design analog-to-digital converter (ADC) blocks,a digital
Ensured) programmable gain amplifier (DPGA), and an optical
– 78-dB SNR (at 0-dB Gain) black (OB) correction loop. Data are outputina 12-bit
word; two-channel ADC data are multiplexed and•
Low-Power Consumption:then output.
– Low Voltage: 3.0Vto 3.6VThe VSP5010 operates froma single 3.3-V supply.
– Low Power: 290 mW (typat 3.3V)The deviceis availableinan LQFP-64 package.
– Standby Mode:20 mW (typ)Pleasebe aware thatan important notice concerning availability, standard warranty, and usein critical applicationsof Texas
Not Recommended For New Designs
