VECANA01 ,10-Channel/ 12-Bit DATA ACQUISITION SYSTEMFEATURES APPLICATIONSl 10 FULLY DIFFERENTIAL INPUTS l AC MOTOR SPEED CONTROLSl 5 SIMULTANEOUS SAMPL ..
VES1820X ,SINGLE CHIP DVB-C CHANNEL RECEIVER
VES1993 ,SINGLE CHIP SATELLITE CHANNEL RECEIVER
VESD05A1B-02Z-GS08 , ESD-Protection Diode in SOD923
VF10150S , High-Voltage Trench MOS Barrier Schottky Rectifier Ultra Low VF = 0.59 V at IF = 5 A
VF20100C , Dual High-Voltage Trench MOS Barrier Schottky Rectifier Ultra Low VF = 0.50 V at IF = 5 A
W530-02H ,Clocks and Buffers : Application Specific Clocks
W530-02H ,Clocks and Buffers : Application Specific Clocks
W530-02H ,Clocks and Buffers : Application Specific Clocks
W530-02H ,Clocks and Buffers : Application Specific Clocks
W530-02HT ,Frequency-multiplying, Peak-reducing EMI Solution
W530-02HT ,Frequency-multiplying, Peak-reducing EMI Solution
VECANA01
10-Channel 12-Bit Data Acquisition System 68-PLCC
VECANA01 VECANA01 www.ti.com 10-Channel, 12-Bit DATA ACQUISITION SYSTEM FEATURES APPLICATIONS l10 FULLY DIFFERENTIAL INPUTSlAC MOTOR SPEED CONTROLS l5 SIMULTANEOUS SAMPLED CHANNELSlTHREE PHASE POWER CONTROL PLUS 2 SYNCHRONIZED SAMPLING lUNINTERRUPTABLE POWER SUPPLIES CHANNELS lVIBRATION ANALYSIS l3 SYNCHRONIZED 12-BIT ADCs l12.8ms THROUGHPUT RATE lDIGITALLY SELECTABLE INPUT RANGES 2 IUP/N l–5V POWER SUPPLIES 2 ADC 1 PGA A1P/N SH ADOUT1 1 1 12-BitlSERIAL DIGITAL INPUT/OUTPUTS 2 A2P/Nl7 SIGN AND 3 DIGITALLY MUX 1 2 PROGRAMMABLE WINDOW COMPARATOR IVP/N 2 ADC 2 PGA B1P/N SH ADOUT2 2 2 12-Bit DESCRIPTION 2 B2P/N MUX 2 The VECANA01 consists of three 12-bit analog-to- 2 IWP/N digital converters preceded by five simultaneously 2 AN1P/N operating sample-hold amplifiers, and multiplexers ADC 3 2 SH PGA ADOUT3 3 3 12-Bit AN2P/N for 10 differential inputs. The ADCs have simulta- 2 AN3P/N MUX neous serial outputs for high speed data transfer and 3 Input Select Gain Select data processing. Input Setup ADIN Register The VECANA01 also offers a programmable gain am- 2.5V Control Ref Logic plifier with programmable gains of 1.0V/V, 1.25V/V, DAC DAC DAOUT 2.5V/V, and 5.0V/V. Channel selection and gain selec- 8-Bit REFOUT tion are selectable through the serial input control word. ADCLK The high through put rate is maintained by simulta- ADCONV ADBUSY 7 neously clocking in the 13-bit input control word for the 7 next conversion while the present conversions are COMP clocked out. The part also contains an 8-bit digital-to-analog con- 3 verter whose digital input is supplied as part of the ILIM input control word. DAIN Copyright © 2000, SBAS155 Printed in U.S.A. October, 2000
